Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    VIRTEX-E SERIES Search Results

    VIRTEX-E SERIES Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    PQU650M-F-COVER Murata Manufacturing Co Ltd PQU650M Series - 3x5 Fan Cover Kit, RoHs Medical Visit Murata Manufacturing Co Ltd
    9004FM/B Rochester Electronics LLC 9004 - NAND Gate, 9004 Series Visit Rochester Electronics LLC Buy
    100183FC Rochester Electronics LLC Multiplier, 100K Series, 8-Bit, ECL, CQFP24, CERPAK-24 Visit Rochester Electronics LLC Buy
    74AC521SC REEL Rochester Electronics LLC 74AC521 - Identity Comparator, AC Series, 8-Bit, Inverted Output, CMOS Visit Rochester Electronics LLC Buy
    MM74HC4538M-G Rochester Electronics LLC 74HC4538 - Monostable Multivibrator, HC/UH Series, 2-Func, CMOS Visit Rochester Electronics LLC Buy

    VIRTEX-E SERIES Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    Virtex-E Series Xilinx Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays Original PDF
    Virtex-E Series Xilinx Virtex-E 1.8 V Field Programmable Gate Arrays Original PDF

    VIRTEX-E SERIES Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    3S400

    Abstract: 3S200 visionprobe 2V250 V600 3S50 3S400 ibis DIAB ISE BASEX MXE
    Text: Devices Design Entry Embedded System Design Synthesis Feature ISE WebPACK ISE BaseX ISE Foundation ISE Alliance Virtex Series Virtex-E: V50E -V300E Virtex-II: 2V40 - 2V250 Virtex-II Pro: 2VP2 Virtex: V50 - V600 Virtex-E: V50E - V600E Virtex-II: 2V40 - 2V500


    Original     		PDF -V300E 2V250 V600E 2V500 XC2S400E XC2S600E) 3S200, 3S400 3S400 3S200 visionprobe 2V250 V600 3S50 3S400 ibis DIAB ISE BASEX MXE

    Xilinx jtag cable pcb Schematic

    Abstract: Xilinx jtag cable Schematic XC1800 XC-DS501 virtex user guide 1999 337 BGA socket free download led wiring guide PC44 XC1700 XC2064
    Text: User Guide: Virtex Family R Xilinx Prototype Platforms User Guide for Virtex and Virtex-E Series FPGAs DS020 v1.1 December 9, 1999 DS020 (v1.1) December 9, 1999 www.xilinx.com 1-800-255-7778 Xilinx Prototype Platforms User Guide for Virtex and Virtex-E Series FPGAs


    Original     		PDF DS020 XC2064, XC3090, XC4005, XC-DS501, Xilinx jtag cable pcb Schematic Xilinx jtag cable Schematic XC1800 XC-DS501 virtex user guide 1999 337 BGA socket free download led wiring guide PC44 XC1700 XC2064

    FPGA Virtex 6

    Abstract: aj4 diode IO-L93N v1-3 F1 AB29 AG29 ak27 diode PCI33 XAPP235 XCV200
    Text: Application Note: Virtex-E Families R Virtex Package Compatibility Guide XAPP235 v1.3 June 20, 2000 Summary This package compatibility guide describes the pinouts and established guidelines for package compatibility between the Virtex family and the Virtex-E and Virtex-E Extended Memory


    Original     		PDF XAPP235 FG900 XCV1000E XCV812E XCV1000E L264N L264P L279N L279P FPGA Virtex 6 aj4 diode IO-L93N v1-3 F1 AB29 AG29 ak27 diode PCI33 XAPP235 XCV200

    radiation hardened

    Abstract: XC17S00 XC17V00
    Text: R DataSource CD-ROM Q4-01 Product Selection Guides Virtex-II Products Virtex-E Extended Memory Products Virtex-E Products Virtex Products Spartan-II Products SpartanXL Products Spartan Products Configuration Solutions Products System ACE Controller Products


    Original     		PDF Q4-01 XC18V00 XC17V00 XC17S00) XC17S00A) XC9500 XC9500XV XC9500XL radiation hardened XC17S00

    vhdl code for Digital DLL

    Abstract: vhdl code for DCM dcm verilog code
    Text: Applications HDL - Advisor Clock Multiplication in Virtex-E and Virtex-II FPGAs How to set up clock multiplication into Virtex-E and Virtex-II devices using VHDL or Verilog hardware description languages and Synplify synthesis software. by Howard Walker Technical Marketing Engineer, Xilinx


    Original     		PDF XAPP132" com/xapp/xapp132 CLKFX180 vhdl code for Digital DLL vhdl code for DCM dcm verilog code

    XAPP243

    Abstract: No abstract text available
    Text: Application Note: Virtex-E and Virtex-EM families R Bus LVDS with Virtex-E Devices Author: Stefanka Kitanovska and David Schultz XAPP243 v1.0 July 26, 2000 Summary This application note describes how to use Virtex -E Bus Low Voltage Differential Signaling


    Original     		PDF XAPP243 XAPP243

    CT1F

    Abstract: str 765 RT XAPP230 XAPP233 delay balancing in wave pipeline virtex user guide 1999 CAT16-LV4F12 CAT16-PT4F4 CLK180 virtex7
    Text: Application Note: Virtex-E Family R XAPP233 v1.0 December 21, 1999 Multi-channel 622 MHz LVDS Data Transfer with Virtex-E Devices Application Note: Brian Von Herzen, Ph.D. & Jon Brunetti Summary The Virtex-E FPGA Series provides dedicated on-chip differential receivers between adjacent


    Original     		PDF XAPP233 CT1F str 765 RT XAPP230 XAPP233 delay balancing in wave pipeline virtex user guide 1999 CAT16-LV4F12 CAT16-PT4F4 CLK180 virtex7

    accumulator xilinx v7.0

    Abstract: false DS213 low power and area efficient carry select adder
    Text: Accumulator v7.0 DS213 April 28, 2005 Product Specification Features • Drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-IIE, Spartan-3, and Spartan-3E FPGAs • Generates Add, Subtract, and Add/Subtract-based


    Original     		PDF DS213 accumulator xilinx v7.0 false low power and area efficient carry select adder

    K2974

    Abstract: K2370 EXCESS 3 code generator and decoder
    Text: 8b/10b Decoder v7.1 DS258 April 28, 2005 Product Specification Features • Optional SYM_DISP output provides disparity information on the current symbol being decoded • Drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-IIE,


    Original     		PDF 8b/10b DS258 10-bit K2974 K2370 EXCESS 3 code generator and decoder

    Untitled

    Abstract: No abstract text available
    Text: Dual-Port Block Memory v5.0 DS235 v0.1 November 1, 2002 Product Specification Features • Drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro™, Spartan™-II, Spartan-IIE, and Spartan-3 FPGAs • Supports all three Virtex-II write mode options:


    Original     		PDF DS235 xcv50E xcv100E xcv200E xcv300R xcv400E xcv600E xcv1000E xcv1600E xcv2000E

    TT 2222 Horizontal Output Transistor pins out

    Abstract: transistor tt 2222 TT 2222 Horizontal Output voltage TT 2222 tt 2222 Datasheet vhdl code for complex multiplication and addition PCI33 XCV405E XCV50E XCV812E
    Text: Virtex -E 1.8 V Extended Memory Field Programmable Gate Arrays R DS025-2 v2.0 November 16, 2001 Preliminary Product Specification Architectural Description Virtex-E Array The Virtex-E user-programmable gate array (see Figure 1) comprises two major configurable elements: configurable


    Original     		PDF DS025-2 DS025-1, DS025-2, DS025-3, DS025-4, TT 2222 Horizontal Output Transistor pins out transistor tt 2222 TT 2222 Horizontal Output voltage TT 2222 tt 2222 Datasheet vhdl code for complex multiplication and addition PCI33 XCV405E XCV50E XCV812E

    Virtex-E

    Abstract: schematic diagram UPS UPS control circuitry, clock signal vhdl code for complex multiplication and addition LVCMOS25 PCI33 XAPP130 XCV405E XCV812E BG432
    Text: Virtex -E 1.8 V Extended Memory Field Programmable Gate Arrays R DS025-2 v2.2 September 10, 2002 Production Product Specification Architectural Description Virtex-E Array The Virtex-E user-programmable gate array (see Figure 1) comprises two major configurable elements: configurable


    Original     		PDF DS025-2 DS025-1, DS025-2, DS025-3, DS025-4, Virtex-E schematic diagram UPS UPS control circuitry, clock signal vhdl code for complex multiplication and addition LVCMOS25 PCI33 XAPP130 XCV405E XCV812E BG432

    XAPP228

    Abstract: vhdl code for DCM x228
    Text: Application Note: Virtex, Spartan-II, Spartan-IIE, Virtex-E, Virtex-II, Virtex-II Pro Families R Quad-Port Memories in Virtex Devices Author: Nick Sawyer and Marc Defossez XAPP228 v1.0 September 24, 2002 Summary This application note describes how the existing dual-port block memories in the Spartan -II


    Original     		PDF XAPP228 XAPP228 vhdl code for DCM x228

    K2371

    Abstract: XIP2036 BD102 8b/10b encoder XIP2035 XIP2037 DS254 K2801 manchester encoder xilinx
    Text: 8b/10b Encoder v5.0 DS254 May 21, 2004 Product Specification Features • Drop-in module for Virtex , Virtex-E, Virtex-II,™ Virtex-II Pro™, Virtex-4™, Spartan™-II, Spartan-IIE, and Spartan-3 FPGAs • Optional CE input to enable or stall the Encoder


    Original     		PDF 8b/10b DS254 10-bit K2371 XIP2036 BD102 8b/10b encoder XIP2035 XIP2037 K2801 manchester encoder xilinx

    4kx4 rom

    Abstract: AZ 280 memory
    Text: Dual-Port Block Memory v6.1 DS235 May 21, 2004 Features Product Specification Figure Top x-ref 1 • Drop-in module for Virtex , Virtex-E, Virtex-II™, Virtex-II Pro™, Virtex-4™, Spartan-II™, Spartan-IIE, and Spartan-3™ FPGAs • Supports all three Virtex-II write mode options:


    Original     		PDF DS235 4kx4 rom AZ 280 memory

    cordic design for fixed angle rotation

    Abstract: CORDIC in xilinx CORDIC system generator xilinx CORDIC MAGNITUDE code for scale free cordic cordic design for fixed angle of rotation code for cordic cordic algorithm CORDIC tanh fpga polar architecture
    Text: CORDIC v2.0 DS249 v1.5 March 28, 2003 Product Specification Features • Word Serial architectural configuration for small area • Available for all Virtex , Virtex-E, Virtex-II, Virtex-II Pro™, Spartan™-II, Spartan-IIE and Spartan-3 FPGA family members


    Original     		PDF DS249 cordic design for fixed angle rotation CORDIC in xilinx CORDIC system generator xilinx CORDIC MAGNITUDE code for scale free cordic cordic design for fixed angle of rotation code for cordic cordic algorithm CORDIC tanh fpga polar architecture

    datasheet of finite state machine

    Abstract: XAPP192 MIPs datasheet vero PK100 MIPS data bus MIPS processor based Circuit Diagram Virtex-E BG432 RM7000 RM7000A
    Text: Application Note: Virtex Series Interfacing a Virtex-E Device to a MIPS Processor R XAPP192 v1.0 December 15, 2000 Summary This application note describes a reference design for a Virtex -E FPGA interface to a MIPS processor. The interface connections are shown while discussing techniques for running the


    Original     		PDF XAPP192 RM7000) XAPP192 XCV400E BG432. datasheet of finite state machine MIPs datasheet vero PK100 MIPS data bus MIPS processor based Circuit Diagram Virtex-E BG432 RM7000 RM7000A

    XAPP290

    Abstract: XC1700 XC1800
    Text: Application Note: Virtex, Virtex-E, Virtex-II, Virtex-II Pro Families R XAPP290 v1.0 May 17, 2002 Summary Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations Author: Davin Lim and Mike Peattie An important feature in the Xilinx Virtex architecture is the ability to reconfigure a portion of


    Original     		PDF XAPP290 XAPP290 XC1700 XC1800

    vhdl code for msk modulation

    Abstract: vhdl code to generate sine wave vhdl code dds XILINX vhdl code NCO DS246 equivalent verilog code for sine wave using FPGA DS246 verilog for 8 point fft using FPGA spartan3 verilog code to generate sine wave XIP166
    Text: DDS v5.0 DS246 April 28, 2005 Product Specification Features • • • • • • • • • • • • • Drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-IIE, Spartan-3, and Spartan-3E FPGAs Sine, Cosine, or quadrature outputs


    Original     		PDF DS246 vhdl code for msk modulation vhdl code to generate sine wave vhdl code dds XILINX vhdl code NCO DS246 equivalent verilog code for sine wave using FPGA verilog for 8 point fft using FPGA spartan3 verilog code to generate sine wave XIP166

    BGA432

    Abstract: XAPP233 full subtractor implementation using multiplexer CAT16-LV4F12 CAT16-PT4F4 CK311 XAPP230 XAPP232 X23310
    Text: Application Note: Virtex-E Family Multi-Channel 622 Mb/s LVDS Data Transfer for Virtex-E Devices R XAPP233 v1.2 January 6, 2001 Author: Brian Von Herzen, Ph.D. & Jon Brunetti Summary Virtex -E devices provide dedicated on-chip differential receivers between adjacent user I/O


    Original     		PDF XAPP233 BGA432 XAPP233 full subtractor implementation using multiplexer CAT16-LV4F12 CAT16-PT4F4 CK311 XAPP230 XAPP232 X23310

    XAPP233

    Abstract: XAPP230 CAT16-LV4F12 CAT16-PT4F4 CK311 XAPP232 X23310 cc8cled
    Text: Application Note: Virtex-E Family R XAPP233 v1.1 July 30, 2000 Multi-Channel 622 Mb/s LVDS Data Transfer for Virtex-E Devices Author: Brian Von Herzen, Ph.D. & Jon Brunetti Summary Virtex -E devices provide dedicated on-chip differential receivers between adjacent user I/O


    Original     		PDF XAPP233 XAPP233 XAPP230 CAT16-LV4F12 CAT16-PT4F4 CK311 XAPP232 X23310 cc8cled

    x9214

    Abstract: DS252
    Text: Reed-Solomon Decoder v4.0 DS252 v1.0 March 28, 2003 Product Specification Features • High-speed, compact Reed-Solomon Decoder • Available for all Virtex , Virtex-E, Virtex-II, Virtex-II Pro™, Spartan™-II, Spartan-IIE and Spartan-III FPGA family members


    Original     		PDF DS252 x9214 DS252

    block diagram of pentium III PROCESSOR

    Abstract: block diagram of pentium D block diagram of pentium III block diagram of pentium PROCESSOR intel pentium architecture pin diagram of pentium III PROCESSOR block diagram of processor pentium 1 pentium d manual specifications block diagram OF pentium 2 pentium II
    Text: Application Note: Virtex Series Interfacing a Virtex-E Device to a Pentium Processor R XAPP196 v1.0 December 15, 2000 Summary This application note describes a reference design for a Virtex -E FPGA interface to an Intel Pentium™ processor. The Pentium I system bus, design concerns, and possible applications of


    Original     		PDF XAPP196 block diagram of pentium III PROCESSOR block diagram of pentium D block diagram of pentium III block diagram of pentium PROCESSOR intel pentium architecture pin diagram of pentium III PROCESSOR block diagram of processor pentium 1 pentium d manual specifications block diagram OF pentium 2 pentium II

    fir compiler v5

    Abstract: ds534 DSP48 SRL16 XIP162 matched filter matlab codes fir compiler xilinx digital FIR Filter using distributed arithmetic MATLAB code for halfband filter fir compiler v4
    Text: FIR Compiler v3.2 DS534 October 10, 2007 Product Specification Features General Description • Highly parameterizable drop-in module for Virtex , Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, The Xilinx LogiCORE™ IP FIR Compiler core provides a common interface for users to generate highly parameterizable, area-efficient high-performance FIR filters


    Original     		PDF DS534 fir compiler v5 DSP48 SRL16 XIP162 matched filter matlab codes fir compiler xilinx digital FIR Filter using distributed arithmetic MATLAB code for halfband filter fir compiler v4