Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    V53C18 Search Results

    V53C18 Datasheets (3)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    V53C181608K50 Mosel Vitelic 1M x 16 Page Mode CMS Dynamic RAM with EDO Scan PDF
    V53C181608K60 Mosel Vitelic 1M x 16 Page Mode CMS Dynamic RAM with EDO Scan PDF
    V53C181608K70 Mosel Vitelic 1M x 16 Page Mode CMS Dynamic RAM with EDO Scan PDF

    V53C18 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: MOSEL VITELIC V53C181608 1M X 16 PAGE MODE CMOS DYNAMIC RAM WITH EXTENDED DATA OUTPUT HIGH PERFORMANCE V53C181608 50 60 70 Max. RAS Access Time, tRAC 50 ns 60 ns 70 ns Max. Column Address Access Time, (tCAA ) 25 ns 30 ns 35 ns Min. Extended Data Out Page Mode Cycle Time, (tPC)


    Original     		V53C181608 V53C181608 V53C181600 V53C18 PDF

    Untitled

    Abstract: No abstract text available
    Text: MOSEL VITELIC Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ PRELIMINARY V1780J32 V1780J32 2M x 32 EDO MEMORY MODULE Description 2,097,152 x 32 bit organization Utilizes 1M x 16 CMOS DRAMs Fast access time: 60 ns EDO Page mode operation Low power dissipation


    Original     		V1780J32 72-lead cycles/16ms V1708J32 V1780J32 PDF

    Untitled

    Abstract: No abstract text available
    Text: MOSEL VITELIC Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ PRELIMINARY V1816J32 V1816J32 1M x 32 EDO MEMORY MODULE Description 1,097,152 x 32 bit organization Utilizes 1M x 16 CMOS DRAMs Fast access time: 60 ns EDO Page mode operation Low power dissipation


    Original     		V1816J32 72-lead cycles/16ms V1816J32 PDF

    V53C181608-1024

    Abstract: No abstract text available
    Text: MOSEL VITELIC V53C181608 1M X 16 PAGE MODE CMOS DYNAMIC RAM WITH EXTENDED DATA OUTPUT HIGH PERFORMANCE 50 60 70 Max. RAS Access Time, tRAc 50 ns 60 ns 70 ns Max. Column Address Access Time, (Iqaa) 25 ns 30 ns 35 ns Min. Extended Data Out Page Mode Cycle Time, (tPC)


    OCR Scan     		V53C181608 16-bit V53C181608-1024 cycles/16 42-pin V53C181608 104-VITELIC b3533Tl 0003b44 PDF

    Untitled

    Abstract: No abstract text available
    Text: M O S E L V iT E U C V53C181608 1M X 16 PAGE MODE CMOS DYNAMIC RAM WITH EXTENDED DATA OUTPUT HIGH PERFORMANCE 50 60 70 50 ns 60 ns 70 ns Max. Column Address Access Time, tCAA 25 ns 30 ns 35 ns Min. Extended Data Out Page Mode Cycle Time, (tPC) 20 ns 25 ns


    OCR Scan     		V53C181608 16-bit cycles/16 42-pin PDF

    Untitled

    Abstract: No abstract text available
    Text: MOSEL-VITELIC bEE D MOSEL-VITEUC WÊ 1,3533^1 DDGSD'IS 101 V53C16257/18257 256K X 16 AND 256K X 18 BIT CMOS DYNAMIC RAMS ADVANCED INFORMA TION 70 80 100 Max. RAS Access Time, tp^c 70 ns 80 ns 100 ns HIGH PERFORMANCE Max. Column Address Access Time, (t^/O


    OCR Scan     		V53C16257/18257 18-bit V53C16257-70, V53C18257-70 V53C16257 V53C18257 TheV53C16257 V53C16267/18257 PDF

    Untitled

    Abstract: No abstract text available
    Text: MOSEL- VITELIC ADVANCED INFORMATION V53C16257/18257 256K X 16 AND 256K X 18 BIT CMOS DYNAMIC RAMS 70 80 100 Max. RAS Access Time, ìrac I 70 ns 80 ns 100 ns Max. Column Address Access Time, (tcAA 35 ns 40 ns 50 ns HIGH PERFORMANCE Min. Fast Page Mode Cycle Time, (tpc)


    OCR Scan     		V53C16257/18257 18-bit V53C16257-70, V53C18257-70 cycles/16 40-pin V53C16257 V53C18257 TheV53C16257 PDF

    DD660

    Abstract: No abstract text available
    Text: M OSEL VITEU C PRELIMINARY V1816J32 1M x 32 EDO MEMORY MODULE Features Description • ■ ■ ■ ■ ■ The V1816J32 memory module is organized as 1,097,152 x 32 bits in a 72-lead single-in-line module. The 2M x 32 memory module uses 4 Mosel-Vitelic 1M x 16 DRAMs. The x32 modules


    OCR Scan     		V1816J32 72-lead cycles/16ms b3S33 DD660 PDF

    Untitled

    Abstract: No abstract text available
    Text: MOSEL-VITELIC Wt bBSBBTl OOOEOTl 275 bEE ]> MOSEL- VITELIC V53C16256/18256 256K X 16 AND 256K X 18 BIT CMOS DYNAMIC RAMS HIGH PERFORMANCE MO VX ADVANCED INFORMATION 70 80 100 Max. RAS Access Time, tp^c 70 ns 80 ns 100 ns Max. Column Address Access Time, (tcM )


    OCR Scan     		V53C16256/18256 150ns 18-bit V53C16256-70, V53C18256-70 V53C16256/18256-512 V53C16256 V53C18256 TheV53C16256 PDF

    Untitled

    Abstract: No abstract text available
    Text: MOSEL- VITELIC V53C16256/18256 256K X 16 AND 256K X 18 BIT CMOS DYNAMIC RAMS HIGH PERFORMANCE ADVANCED INFORMATION 70 80 100 Max. RAS Access Time, tp^ç 70 ns 80 ns 100 ns Max. Column Address Access Time, (tcAA) 35 ns 40 ns 50 ns Min. Fast Page Mode Cycle Time, (tPC)


    OCR Scan     		V53C16256/18256 18-bit V53C16256-70, V53C18256-70 40-pin 40-pidress, V53C16256 V53C18256 TheV53C PDF

    Untitled

    Abstract: No abstract text available
    Text: M O S E L V IT E L IC V 5 3C 1 81608 1M X 16 P A G E M O D E C M O S D Y N A M IC R A M W ITH E X T E N D E D D A TA O U T P U T P R E L IM IN A R Y HIGH PERFORMANCE 50 60 70 Max. RAS Access Time, tRAC 50 60 ns 70 ns Max. Column Address Access Time, (tCAA)


    OCR Scan     		V53C181608 V53C18160B 000353e PDF