V4FX60 Search Results

V4FX60 Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: LogiCORE IP XPS Universal Serial Bus 2.0 Device v7.01a DS639 October 16, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx Universal Serial Bus 2.0 High Speed Device with Processor Local Bus (PLB) v4.6 enables Universal Serial Bus (USB) connectivity to a user design with a	Original	DS639 PLBv46 32-bit	PDF
XPS IIC Abstract: XC6SLX16-CSG324 microblaze block architecture XC3SD1800A-FG676 XC6VLX75T DS516 PLBV46 PPC440 XC6VLX75T-FF784 V4FX60-10 Text: XPS IIC Bus Interface v2.01a DS606 December 2, 2009 Product Specification Introduction LogiCORE IP Facts This product specification defines the architecture, hardware (signal) interface, software (register) interface and parameterization options for the XPS IIC module.	Original	DS606 XPS IIC XC6SLX16-CSG324 microblaze block architecture XC3SD1800A-FG676 XC6VLX75T DS516 PLBV46 PPC440 XC6VLX75T-FF784 V4FX60-10	PDF
verilog code of prbs pattern generator Abstract: free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code 16 bit LFSR verilog code 8 bit LFSR in scrambler vhdl code for 16 prbs generator vhdl code 16 bit LFSR prbs pattern generator prbs using lfsr Text: Application Note: Virtex-4 Family of FPGAs R Virtex-4 RocketIO Bit-Error Rate Tester Author: Vinod Kumar Venkatavaradan XAPP713 v1.1 April 18, 2007 Summary This application note describes the implementation of a Virtex -4 RocketIO™ bit-error rate tester (XBERT) reference design. The XBERT reference design generates and verifies nonencoded or 8B/10B-encoded high-speed serial data on one or multiple point-to-point links	Original	XAPP713 8B/10B-encoded 40-bit verilog code of prbs pattern generator free verilog code of prbs pattern generator verilog code 16 bit LFSR in PRBS VHDL CODE FOR 16 bit LFSR in PRBS verilog code 16 bit LFSR verilog code 8 bit LFSR in scrambler vhdl code for 16 prbs generator vhdl code 16 bit LFSR prbs pattern generator prbs using lfsr	PDF
ML421 Abstract: ug070 ML424 ACE FLASH 4VFX100 XAPP713 ML423 ML425 XC4VFX140 XC4VFX20 Text: Virtex-4 RocketIO Bit-Error Rate Tester User Guide ML42x Development Platforms UG242 v1.0 June 22, 2006 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate	Original	ML42x UG242 communicati80 3ae-2002, ML421 ug070 ML424 ACE FLASH 4VFX100 XAPP713 ML423 ML425 XC4VFX140 XC4VFX20	PDF
XC6SLX16-CSG324 Abstract: XC6SLX16CSG324 uart 16550 16550 uart S3ADSP3400 16550 uart national uart fpga xc3s1600e-fg484-4 PLBV46 16450 UART Text: XPS 16550 UART v3.00a DS577 September 16, 2009 Product Specification Introduction LogiCORE Facts This document provides the specification for the XPS 16550 UART (Universal Asynchronous Receiver/Transmitter) Intellectual Property (IP). Core Specifics The XPS 16550 UART described in this document has	Original	DS577 PC16550D XC6SLX16-CSG324 XC6SLX16CSG324 uart 16550 16550 uart S3ADSP3400 16550 uart national uart fpga xc3s1600e-fg484-4 PLBV46 16450 UART	PDF
V4FX60 Abstract: ML424 ML421 V4FX20 MPA06 ML423 F1 J37 J119 RocketIO j131 Text: ML42x User Guide Virtex-4 FX FPGA RocketIO Characterization Platform UG087 v1.3 May 30, 2008 R P/N 0402349-02 R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	ML42x UG087 MPD00 MPD01 MPD02 MPD03 MPD04 MPD05 MPD06 MPD07 V4FX60 ML424 ML421 V4FX20 MPA06 ML423 F1 J37 J119 RocketIO j131	PDF
XC6SLX16-2CSG324 Abstract: asynchronous fifo vhdl 0xE000000F DS571 uart 19200 ise one stop bit XC6SLX16-2 uart vhdl fpga XILINX FIFO UART baud rate generator vhdl xc3s250e-4-ft256 Text: XPS UART Lite v1.01a DS571 December 2, 2009 Product Specification Introduction LogiCORE IP Facts The XPS Universal Asynchronous Receiver Transmitter (UART) Lite Interface connects to the PLB (Processor Local Bus) and provides the controller interface for	Original	DS571 PLBV46. XC6SLX16-2CSG324 asynchronous fifo vhdl 0xE000000F uart 19200 ise one stop bit XC6SLX16-2 uart vhdl fpga XILINX FIFO UART baud rate generator vhdl xc3s250e-4-ft256	PDF
XC5VLX50-FF676 Abstract: XC4VFX12-FF668-10 xc5vlx50-ff676-1 XC6VLX130TFF1156 XC3S700A VIRTEX-5 DDR2 controller DS570 AT45DB161D M25P16 PLBV46 Text: XPS Serial Peripheral Interface SPI (v2.01b) DS570 September 16, 2009 Product Specification 0 0 Introduction LogiCORE Facts The XPS Serial Peripheral Interface (SPI) connects to the PLB V4.6 (Processor Local Bus with Xilinx simplifications) and provides a serial interface to SPI	Original	DS570 M68HC11 XC5VLX50-FF676 XC4VFX12-FF668-10 xc5vlx50-ff676-1 XC6VLX130TFF1156 XC3S700A VIRTEX-5 DDR2 controller AT45DB161D M25P16 PLBV46	PDF
XC6SLX16-2 Abstract: XC6SLX16-2CSG324 ML507 xc6vlx130t1ff DS639 xps usb2 PLBV46 XC6SLX162CSG324 XPS Central DMA MUAB Text: XPS Universal Serial Bus 2.0 Device v2.00a DS639 December 2, 2009 Product Specification Introduction LogiCORE IP Facts The Xilinx Universal Serial Bus 2.0 High Speed Device with Processor Local Bus (PLBv4.6w) enables USB connectivity to the user’s design with a minimal amount of	Original	DS639 XC6SLX16-2 XC6SLX16-2CSG324 ML507 xc6vlx130t1ff xps usb2 PLBV46 XC6SLX162CSG324 XPS Central DMA MUAB	PDF
XC6SLX45TFGG484 Abstract: xc3s1600efg320 XC6SLX45t-fgg484 DS80 PLBV46 PPC440 XC6VLX75T-FF784 XC6SL XC6SL* MEMORY Text: XPS Ethernet Lite Media Access Controller DS580 June 24, 2009 Product Specification 0 0 Introduction LogiCORE Facts The Ethernet Lite MAC Media Access Controller is designed to incorporate the applicable features described in the IEEE Std. 802.3 Media Independent	Original	DS580 XC6SLX45TFGG484 xc3s1600efg320 XC6SLX45t-fgg484 DS80 PLBV46 PPC440 XC6VLX75T-FF784 XC6SL XC6SL* MEMORY	PDF