Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TTL78 Search Results

    TTL78 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    asynchronous fifo vhdl

    Abstract: 8 BIT ALU design with verilog/vhdl code full subtractor using ic 74138 74139 for bcd to excess 3 code vhdl code for 8bit bcd to seven segment display 32 BIT ALU design with verilog/vhdl code 74594 16 BIT ALU design with verilog/vhdl code B1516 RAM1024
    Text: QuickWorks User Manual with SpDE Reference Release 2009.2.1 Contact Information QuickLogic Corporation 1277 Orleans Drive Sunnyvale, CA 94089 Phone: (408) 990-4000 (US) (905) 940-4149 (Canada) +(44) 1932-57-9011 (Europe) +(852) 2567-5441 (Asia) E-mail: info@quicklogic.com


    Original
    PDF

    full subtractor circuit using xor and nand gates

    Abstract: 74138 full subtractor 3-input-XOR 74138 decoder 7474 D flip-flop vhdl code for 8-bit BCD adder data sheet 74139 vhdl code for 8 bit ODD parity generator 74171 74594
    Text: Chapter 10 - Macro Library Reference Chapter 10: The Macro Library The QuickLogic Macro Library contains over 475 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original
    PDF

    7474 D flip-flop

    Abstract: vhdl code for 74154 4-to-16 decoder 7478 J-K Flip-Flop vhdl code for 74194 74138 full subtractor 3-8 decoder 74138 shift register by using D flip-flop 7474 full subtractor circuit using xor and nand gates vhdl code for 8-bit BCD adder 74823 FULL ADDER
    Text: Chapter 3 - Macro Library Reference Chapter 3: The Macro Library The QuickLogic Macro Library contains over 500 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original
    PDF

    full subtractor circuit using xor and nand gates

    Abstract: full subtractor circuit using nor gates 4-bit full adder using nand gates and 3*8 decoder 2 bit magnitude comparator using 2 xor gates 4-bit bcd subtractor 8 bit bcd adder subtractor BCD adder and subtractor half adder using x-OR and NAND gate bcd subtractor full adder circuit using xor and nand gates
    Text: pASIC Macro Library HIGHLIGHTS More than 350 Architecturally Optimized Macros Includes Simple Gates and Advanced Soft Macros Includes Over 100 7400-Series TTL Building Blocks SpDE Packs as Many as 4 Macros Into a Single Logic Cell SpDE's Logic Optimize maps many simple gates into a single logic cell


    Original
    PDF 7400-Series 10-bit TTL244q TTL259 TTL261 TTL268q full subtractor circuit using xor and nand gates full subtractor circuit using nor gates 4-bit full adder using nand gates and 3*8 decoder 2 bit magnitude comparator using 2 xor gates 4-bit bcd subtractor 8 bit bcd adder subtractor BCD adder and subtractor half adder using x-OR and NAND gate bcd subtractor full adder circuit using xor and nand gates

    QL24X32B-1PF144C

    Abstract: vhdl code for 74194 QP-PL84G 74164 pin assignment ls 74138 74139 for bcd to excess 3 code PQ208 QL8X12B PF144 16 bit ripple adder
    Text: QuickTools User's Guide with SpDE™ Reference January 1996 Copyright Information Copyright 1991, 1992, 1993, 1994, 1995 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation. QuickLogic


    Original
    PDF Win32s, QL24X32B-1PF144C vhdl code for 74194 QP-PL84G 74164 pin assignment ls 74138 74139 for bcd to excess 3 code PQ208 QL8X12B PF144 16 bit ripple adder

    mod 8 ring counter using JK flip flop

    Abstract: memory card reader ckt diagram vhdl code for 8-bit BCD adder verilog code pipeline ripple carry adder 3-8 decoder 74138 pin diagram vhdl code for 8-bit parity checker Verilog code subtractor mod 4 ring counter using JK flip flop pin diagram priority decoder 74138 sentinel s21
    Text: QuickWorks User’sGuide with SpDE Reference COPYRIGHT INFOR MATION Copyright 1991-1998 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation. QuickLogic Corporation reserves the right to make periodic modifications


    Original
    PDF

    74373 latch pin config

    Abstract: 3-8 decoder 74138 pin diagram ci cd 4058 vhdl code for 74194 QL5064 pin diagram of 74109 7400 TTL QL8x12B-0PL68C 74194 shift register waveform Datasheet ci cd 4058
    Text: QuickWorks User’s Guide with SpDE Reference COPYRIGHT INFORMATION Copyright 1991–1999 QuickLogic Corporation. All rights reserved. The information contained in this manual and the accompanying software program are protected by copyright; all rights are reserved by QuickLogic Corporation. QuickLogic


    Original
    PDF

    ttl74

    Abstract: TTL138 TTL74 series 2-input OR gate 7400 family TTL373 TTL06 TTL244 ttl273 QL16X24 marking code JRW
    Text: tu« i 1WI pASIC m 1 FAMILY V iaL ink T echnology V ery H igh S peed CMOS FPGAs PRELIMINARY DA TA FAMILY HIGHLIGHTS M ay 1991 Very High Speed - ViaLink™ Metal-to-metal programmable-via antifuse technology, ensures count«' speeds over 100 MHz, and logic


    OCR Scan
    PDF 16-bit ttl74 TTL138 TTL74 series 2-input OR gate 7400 family TTL373 TTL06 TTL244 ttl273 QL16X24 marking code JRW

    quicklogic pasic

    Abstract: No abstract text available
    Text: WS * 3 1391 pASIC 1 FAMILY V iaLink™ Technology V ery H igh Speed CMOS FPGAs PRELIMINARY DATA FAMILY HIGHLIGHTS B May 1991 Very High Speed - ViaLink™ Metal-to-metal programmable-via antifuse technology, ensures counter speeds over 100 MHz, and logic


    OCR Scan
    PDF 16-bit quicklogic pasic