Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TRAP FLOATING POINT Search Results

    TRAP FLOATING POINT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMPM4GQF15FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP144-2020-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4GRF20FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP176-2020-0.40-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4KMFWAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4MMFWAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4NQF10FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP144-2020-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation

    TRAP FLOATING POINT Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    16 BIT ALU design structural

    Abstract: No abstract text available
    Text: Chapter 2 TurboSPARC Architecture 2.1 INTEGER UNIT AND FLOATING POINT CONTROLLER The integer unit IU and floating point control (FPC) are merged into a 9-stage pipeline. Below are some of the features of the IUFPC. • 9 stage instruction pipeline. • No branch folding. Branch instructions (taken/non-taken) execute in one cycle.


    Original     		PDF

    ERC32

    Abstract: TSC691E TSC692E TSC693E FPU-TSC692E SPARC V7.0
    Text: TSC692E Floating Point Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC692E Table of Contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1


    Original     		TSC692E ERC32) TSC692E 602MODE ERC32 TSC691E TSC693E FPU-TSC692E SPARC V7.0 PDF

    TSC693E

    Abstract: SPARC V7.0 ERC32 sparc v7 TSC691E TSC692E ATMEL 342
    Text: TSC692E Floating Point Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC692E Table of Contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1


    Original     		TSC692E ERC32) TSC692E 602MODE TSC693E SPARC V7.0 ERC32 sparc v7 TSC691E ATMEL 342 PDF

    sparc v7

    Abstract: Trap floating point TSC691E 32 bit carry select adder code ERC32 erc32 inexact floating point Trap F28-F29 TSC692E TSC693E tsc691
    Text: TSC692E Floating Point Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC692E Table of Contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1


    Original     		TSC692E ERC32) TSC692E 602MODE sparc v7 Trap floating point TSC691E 32 bit carry select adder code ERC32 erc32 inexact floating point Trap F28-F29 TSC693E tsc691 PDF

    NS32016

    Abstract: NS32032 NS32381V-15 10b38 NS32381 NS32008 NS32081 NS32381U NS32381V-30 NS32GX320
    Text: April 1991 NS32381-15 NS32381-20 NS32381-25 NS32381-30 Floating-Point Unit General Description The NS32381 is a second generation CMOS floating-point slave processor that is fully software compatible with its forerunner the NS32081 FPU The NS32381 FPU functions


    Original     		NS32381-15 NS32381-20 NS32381-25 NS32381-30 NS32381 NS32081 32-bit NS32016 NS32032 NS32381V-15 10b38 NS32008 NS32381U NS32381V-30 NS32GX320 PDF

    UT699

    Abstract: No abstract text available
    Text: Aeroflex Colorado Springs Errata UT699 LEON 3FT Microprocessor GRFPU/GPC Floating Point Errata Overview This errata document covers all known bugs in the GRFPU/FPC Floating Point Unit present in GRLIB revision 1996, affecting the UT699 LEON 3FT Microprocessor.


    Original     		UT699 PDF

    IEEE-1754

    Abstract: leon3 processor vhdl leon3 vhdl model sparc v8 floatingpoint addition vhdl VHDL code for floating point addition processor control unit vhdl code leon3 RTAX2000S RTAX2000S-1
    Text: IEEE-STD-754 Floating Point Unit GRFPU Lite / GRFPU-FT Lite CompanionCore Data Sheet GAISLER Features Description • IEEE Std 754 compliant, supporting all rounding modes and exceptions • Operations: add, subtract, multiply, divide, square-root, convert, compare, move, abs,


    Original     		IEEE-STD-754 64-bit IEEE-1754 leon3 processor vhdl leon3 vhdl model sparc v8 floatingpoint addition vhdl VHDL code for floating point addition processor control unit vhdl code leon3 RTAX2000S RTAX2000S-1 PDF

    MB86907

    Abstract: 00FF mb8690
    Text: TurboSPARC Microprocessor User’s Guide October 1996 Revision 1.0 TurboSPARC Microprocessor User’s Manual Table of Contents Chapter 1 The TurboSPARC Microprocessor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 1.1 Integer Unit and Floating Point Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2


    Original     		PP-UM-20383-10/96 MB86907 00FF mb8690 PDF

    B5110

    Abstract: "Bipolar Integrated Technology" B5100 B5210 CA10 instruction set Sun SPARC T6
    Text: rff ff /1/s . integrated Blpolar ill II rtm B5100 ËË I T*. Technology, Inc. Advance Information BIT SPARC Floating Point Controller Description Features Fully compatible with the SPARC coprocessor definition interface Supports high performance floating point calculations using


    OCR Scan     		B5100 B5110/B5120 64-bit 36-bit B5210 B5110 B5120 MKTG-D011 014123V_ "Bipolar Integrated Technology" B5100 CA10 instruction set Sun SPARC T6 PDF

    Untitled

    Abstract: No abstract text available
    Text: 7 IEEE Floating-Point Conformance The 21164 supports the IEEE floating-point operations as defined by the Alpha architecture. Support for a complete implementation of the IEEE Standard fo r Binary Floating-Point Arithmetic ANSI/IEEE Standard 754 1985 is provided by a


    OCR Scan     		PDF

    Untitled

    Abstract: No abstract text available
    Text: 7 Alpha 21164 Microprocessor IEEE Floating-Point Conformance The 21164 supports the IEEE floe ting-point operations as defined by the Alpha architecture. Support for a complete implementation of the IEEE Standard for Binary Floating-Point Arithmetic ANSI/IEEE Standard 754 1985 is


    OCR Scan     		PDF

    Untitled

    Abstract: No abstract text available
    Text: A l p h a 2 1 1 6 4 M i c r o p r o c e s s o r IEEE F l o a t i n g - P o i n t Conform ance The 21164 supports the IE E E floating-point operations as defined by the Alpha architecture. S u p p o rt for a complete im p le m e n ta tio n of the IE E E S ta n d a r d


    OCR Scan     		PDF

    FGT 313

    Abstract: No abstract text available
    Text: in te i ¡860 XR 64-BIT MICROPROCESSOR • Parallel Architecture that Supports Up to Three Operations per Clock — One Integer or Control Instruction per Clock — Up to Two Floating-Point Results per Clock Compatible with Industry Standards — ANSI/IEEE Standard 754-1985 for


    OCR Scan     		64-BIT lntel386TM/486TM 168-pin 128-Bit 80860XR FGT 313 PDF

    Intel i860

    Abstract: No abstract text available
    Text: INTEL CORP UP/PRPHLS bflE » • 4ñ2bl7S Dia^flSb in te i i860 XR 64-BIT MICROPROCESSOR ■ Parallel Architecture that Supports Up to Three Operations per Clock — One Integer or Control Instruction per Clock — Up to Two Floating-Point Results per


    OCR Scan     		64-BIT 128-Bit 32-Bit 32/64-Bit 80860XR Intel i860 PDF

    NS32032

    Abstract: NS32008 NS32081 NS32GX32
    Text: PRELIMINARY Semiconductor NS32381-15/N S32381-20 / NS32381-25/NS32381-30 Floating-Point Unit General Description NS32381-15/NS32381-20 National The FPU is fabricated with National's advanced double-metal CMOS process. It is available in a 68-pin Pin Grid Array


    OCR Scan     		NS32381-15/NS32381-20 NS32381-15/N S32381-20 NS32381-25/NS32381-30 NS32381 NS32081 NS32GX32 NS32CG16, NS32008 NS32032 PDF

    NS32008

    Abstract: 916741 NS32081 NS32032 NS32GX32
    Text: p r e l im i n a r y NS32381-15/NS32381-20/NS32381-25/NS32381-30 Floating-Point Unit General Description The NS32381 is a second generation, CMOS, floating-point slave processor that is fully software compatible with its forerunner, the NS32081 FPU. The NS32381 FPU functions


    OCR Scan     		NS32381-15/NS32381-20 32381-15/NS32381-20/NS32381-25/NS32381-30 NS32381 NS32081 NS32GX32 NS32CG16, NS32008 NS32532, 916741 NS32032 PDF

    NS32032

    Abstract: NS32181 NS32CG160 NS32181V-15 NS32081
    Text: na * ?, NS32181-15/NS32181-20/NS32181-25 Floating-Point Unit General Description The NS32181 is a CMOS floating-point slave processor that is fully software compatible with the NS32081 FPU. The NS32181 FPU functions with Series 32000 and Series 32000/EP CPUs in a tightly coupled slave configuration.


    OCR Scan     		NS32181-15/N /NS32181 NS32181-15/NS32181-20/NS32181-25 NS32181 NS32081 32000/EP NS32032 NS32CG160 NS32181V-15 PDF

    weitek

    Abstract: XL-8137 weitek FPU weitek 3132 D630 diagram IEEE 3 bus datas weitek xl-3132 8137 weitek XL-8000-120-GCD Weitek xl-8136
    Text: XL-SERIES OVERVIEW PRELIMINARY DATA May 1987 Features H IG H -SPEED CMOS PROCESSORS DEVELOPM EN T TOOLS XL-8000: 8 M IPS integer processor Industry-standard C and FORTRAN 77 compilers XL-8032: 8 M IPS, 5 M FLOPS single-precision floating point processor Assembler, linker, and debugger


    OCR Scan     		XL-8000: XL-8032: XL-8064: 32-word XL-8000-080-GCD XL-8000 144-Pin XL-8032-1 20-GCD weitek XL-8137 weitek FPU weitek 3132 D630 diagram IEEE 3 bus datas weitek xl-3132 8137 weitek XL-8000-120-GCD Weitek xl-8136 PDF

    weitek 3164

    Abstract: WTL-3164-15 weitek FPU weitek AADD CA001 NS32532 t03h 32580-WTL3164 R4X20
    Text: PRELIM INARY NS32580-20/NS32580-25/NS32580-30 Floating Point Controller G eneral Description The NS32580 Floating-Point Controller FPC is an interface device designed to couple the NS32532 Microprocessor with the Weitek WTL 3164 Floating-Point Data Path (FPDP).


    OCR Scan     		NS32580-20/NS32580-25/NS32580-30 NS32580 NS32532 NS32081 weitek 3164 WTL-3164-15 weitek FPU weitek AADD CA001 t03h 32580-WTL3164 R4X20 PDF

    RT5014

    Abstract: NS32081 BC-NB weitek S3258 e9421
    Text: PRELIMINARY NS32580-20/NS32580-25/NS32580-30 Floating Point Controller General Description The NS32580 Floating-Point Controller FPC is an interface device designed to couple the NS32532 Microprocessor with the Weitek WTL 3164 Floating-Point Data Path (FPDP).


    OCR Scan     		NS32580-20/NS32580-25/NS32580-30 NS32580-20/NS32580-25/NS32580-30 NS32580 NS32532 NS32081 RT5014 BC-NB weitek S3258 e9421 PDF

    XO-31

    Abstract: AAD00-AAD04 wtl3164 weitek NS32580-30 NS32081
    Text: PRELIMINARY NS32580-20/NS32580-25/NS32580-30 Floating Point Controller G eneral Description The NS32580 Floating-Point Controller FPC is an interface device designed to couple the NS32532 Microprocessor with the Weitek WTL 3164 Floating-Point Data Path (FPDP).


    OCR Scan     		NS32580-20/NS32580-25/NS32580-30 NS32580-20/NS32580-25/NS32580-30 NS32580 NS32532 NS32081 XO-31 AAD00-AAD04 wtl3164 weitek NS32580-30 PDF

    XL-8137

    Abstract: XL-8136 xl8137 P1111 bit-slice l8032
    Text: XL-SERIES OVERVIEW PRELIMINARY DATA May 1987 Features H IG H -SPEED CMOS PROCESSORS D EVELOPM EN T TOOLS XL-8000: 8 M IPS integer processor Industry-standard C and FORTRAN 77 compilers XL-8032: 8 M IPS, 5 M FLOPS single-precision floating point processor Assembler, linker, and debugger


    OCR Scan     		XL-8000: XL-8032: L-8064: 32-word L-8000-080-G XL-8000 144-Pin L-8032-120-G XL-8137 XL-8136 xl8137 P1111 bit-slice l8032 PDF

    mb86901

    Abstract: No abstract text available
    Text: F U J IT S U High Performance 32-Bit RISC Processor SPARC FEATURES • Architecture supports scalability towards faster technologies • Address presentation which supports highperformance cache • 15 times V A X ™ 11/780 equivalent MIPS typical performance


    OCR Scan     		32-Bit MB86911 CH23001 mb86901 PDF

    NS32016

    Abstract: NS32081
    Text: NS32081-10/NS32081-15 ^W\ National ä iA Semiconductor NS32081-10/NS32081-15 Floating-Point Units General Description Features The NS32081 Floating-Point Unit functions as a slave proc­ essor in National Semiconductor’s Series 32000 micro­ processor family. It provides a high-speed floating-point in­


    OCR Scan     		NS32081-10/NS32081-15 NS32081-10/NS32081-15 NS32081 32-bit 64-bit NS32016, NS32008 NS32032 TL/EE/5234-21 TL/EE/5234-22 NS32016 PDF