Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LEON3 Search Results

    LEON3 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    leon3

    Abstract: processors hardware report ALTERA FPGA
    Text: Altera Innovate Nordic 2007: Leon3 MP on Altera FPGA, Final Report Altera Innovate Nordic 2007 Final Project Report 8/28/2007 1 Altera Innovate Nordic 2007: Leon3 MP on Altera FPGA, Final Report Project name: Leon3 MP on Altera FPGA Team name: Team Hervanta


    Original     		PDF IN00000033 leon3 processors hardware report ALTERA FPGA

    AMBA AHB memory controller

    Abstract: ASR17 IEEE-1754 leon3 LEON3FT asr19 Can 2.0 controller sparc v8 Memtech vhdl code for floating point multiplier
    Text: SPARC V8 32-bit Processor LEON3 / LEON3-FT CompanionCore Data Sheet Features Description • • • • • • • • • • • The LEON3 is a 32-bit processor based on the SPARC V8 architecture. It implements a 7-stage pipeline and separate instruction and data caches


    Original     		PDF 32-bit IEEE-STD-754 AMBA AHB memory controller ASR17 IEEE-1754 leon3 LEON3FT asr19 Can 2.0 controller sparc v8 Memtech vhdl code for floating point multiplier

    RTAX2000

    Abstract: leon3 RTAX2000S LEON3FT vhdl code 64 bit FPU IEEE-1754 STK4050II ASR16 AX2000 RTAX*2000
    Text: SPARC V8 32-bit Processor LEON3 / LEON3-FT CompanionCore Data Sheet GAISLER Features Description • • • • • • • • • • • The LEON3 is a 32-bit processor based on the SPARC V8 architecture. It implements a 7-stage pipeline and separate instruction and data caches


    Original     		PDF 32-bit RTAX2000 leon3 RTAX2000S LEON3FT vhdl code 64 bit FPU IEEE-1754 STK4050II ASR16 AX2000 RTAX*2000

    sub-d9

    Abstract: leon3 hd26 connector fpga 1553B 1553b connector GR-RASTA-101 AT697 GR-RASTA-102 jtag rs232 GR-RASTA-105
    Text: Description GR-RASTA is a development/evaluation system for LEON2 and LEON3 based spacecraft avionics. Processing is provided by the ATMEL AT697 LEON2 device, or by the LEON3 processor pre-programmed into either an Actel Axcelerator or a Xilinx Virtex FPGA. Interfaces such as


    Original     		PDF AT697 1553B, GR-CPCI-AX200 GR-CPCI-RS232 GR-RASTA-101 GR-RASTA-102 GR-RASTA-103 GR-RASTA-104 sub-d9 leon3 hd26 connector fpga 1553B 1553b connector GR-RASTA-101 GR-RASTA-102 jtag rs232 GR-RASTA-105

    LEON3FT

    Abstract: M Meiko multiplier accumulator MAC code VHDL algorithm leon3 leon processor interrupt vhdl fpu coprocessor IEEE-1754 vhdl code for simple radix-2 SPARC v8 architecture BLOCK DIAGRAM ASR-26
    Text: SPARC V8 32-bit Processor LEON3 / LEON3-FT CompanionCore Data Sheet GAISLER Features Description • • • • • • • • • • • The LEON3 is a 32-bit processor based on the SPARC V8 architecture. It implements a 7-stage pipeline and separate instruction and data caches


    Original     		PDF 32-bit LEON3FT M Meiko multiplier accumulator MAC code VHDL algorithm leon3 leon processor interrupt vhdl fpu coprocessor IEEE-1754 vhdl code for simple radix-2 SPARC v8 architecture BLOCK DIAGRAM ASR-26

    SPARC v8 architecture BLOCK DIAGRAM

    Abstract: 352-CQFP
    Text: Standard Products UT699 32-bit Fault-Tolerant SPARCTM V8/LEON 3FT Processor Data Sheet June 25, 2012 INTRODUCTION FEATURES  Implemented on a 0.25mCMOS technology  Flexible static design allows up to 66MHz clock rate  89 DMIPS throughput via 66MHz base clock frequency


    Original     		PDF UT699 32-bit 25mCMOS 66MHz IEEE-754 SPARC v8 architecture BLOCK DIAGRAM 352-CQFP

    smd 3Ft 82

    Abstract: smd 3ft thermal specifications UT699 UT699
    Text: Standard Products UT699 32-bit Fault-Tolerant SPARCTM V8/LEON 3FT Processor Preliminary Data Sheet November 3, 2008 INTRODUCTION The UT699 is a pipelined monolithic, high-performance, faulttolerant SPARCTM V8/LEON 3FT Processor. The UT699 provides a 32-bit master/target PCI interface, including a 16 bit


    Original     		PDF UT699 32-bit 75MHz IEEE-754 10T/100 -40oC 105oC smd 3Ft 82 smd 3ft thermal specifications UT699

    SpaceWire

    Abstract: diode U1J XC2V500_256P FGG256 LEON3FT SpaceWire Standard Document ECSS-E-ST-50-12C XC2V500 3Ft p6 ON U1J RX-2 -G s
    Text: Standard Products UT200SpW4RTR-EVB 4-Port SpaceWire Router Evaluation Board Users Guide User Manual November, 2010 www.aeroflex.com/spacewire 1.0 INTRODUCTION The UT200SpW4RTR-EVB is a 4-Port SpaceWire Router evaluation board designed to allow the system designer access to all


    Original     		PDF UT200SpW4RTR-EVB UT200SpW4RTR UT200SpW4RTR-EVB. MEZ120 ES4350222-001 UT200SpW4RTR-EVB: 200SpW4RTR-EVB SpaceWire diode U1J XC2V500_256P FGG256 LEON3FT SpaceWire Standard Document ECSS-E-ST-50-12C XC2V500 3Ft p6 ON U1J RX-2 -G s

    electrical engineering projects

    Abstract: UT699 electronics engineering projects chairs embedded system projects leon3 chrysler embedded projects free embedded projects borne
    Text: Aeroflex Colorado Springs and Aeroflex Gaisler UT699 LEON 3FT Microprocessor Seminar Agenda November 5, 2010 7:30 Continental Breakfast/Registration 8:00 Introduction/Opening Comments – Jeff Wetch/Elaine Gonsavles 8:10 UT699 Hardware Session Overview – Jim Nagy


    Original     		PDF UT699 electrical engineering projects electronics engineering projects chairs embedded system projects leon3 chrysler embedded projects free embedded projects borne

    UT90nHBD

    Abstract: leon3 10GBPS krad UT90n
    Text: Semicustom Products UT90nHBD Hardened-by-Design HBD Standard Cell Advanced Data Sheet July 2010 www.aeroflex.com/RadHardASIC FEATURES PRODUCT DESCRIPTION ‰ Up to 30,000,000 usable equivalent gates with a 1.0V Core using standard cell architecture The high-performance UT90nHBD Hardened-by-Design


    Original     		PDF UT90nHBD leon3 10GBPS krad UT90n

    IEEE-1754

    Abstract: leon3 processor vhdl leon3 vhdl model sparc v8 floatingpoint addition vhdl VHDL code for floating point addition processor control unit vhdl code leon3 RTAX2000S RTAX2000S-1
    Text: IEEE-STD-754 Floating Point Unit GRFPU Lite / GRFPU-FT Lite CompanionCore Data Sheet GAISLER Features Description • IEEE Std 754 compliant, supporting all rounding modes and exceptions • Operations: add, subtract, multiply, divide, square-root, convert, compare, move, abs,


    Original     		PDF IEEE-STD-754 64-bit IEEE-1754 leon3 processor vhdl leon3 vhdl model sparc v8 floatingpoint addition vhdl VHDL code for floating point addition processor control unit vhdl code leon3 RTAX2000S RTAX2000S-1

    ECSS-E-50-12A

    Abstract: ECSS-E-50-12 SpaceWire
    Text: SpaceWire Codec with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet Features Description • Full implementation of SpaceWire standard ECSS-E-50-12A • Protocol ID extension ECSS-E-50-11 • RMAP protocol ECSS-E-50-11 • AMBA AHB back-end with DMA • Descriptor-based autonomous multi-packet


    Original     		PDF ECSS-E-50-12A ECSS-E-50-11 ECSS-E-50-12A ECSS-E-50-12 SpaceWire

    ACTEL FUSION AFS1500

    Abstract: 50 pin flat ribbon cable DC SERVO MOTOR CONTROL VHDL GF 036 V6 Logic Cross-Reference A54 ZENER AFS600-FG256 AQ3 Series flashpro3 schematic leon3
    Text: Actel Fusion Handbook Low-Power Flash Device Handbooks Introduction Device Handbooks contain all the information available to help designers understand and use Actel's devices. Handbook chapters are grouped into sections on the website to simplify navigation. Each chapter of the handbook can be viewed as an individual PDF file.


    Original     		PDF

    tsmc 130nm metal process

    Abstract: teradyne tiger aeroflex sram edac charactristics of cmos logic gates CCGA 472 leon3 teradyne flex tester CCGA 472 drawing 130NM cmos process parameters tsmc cmos
    Text: Semicustom Products UT130nHBD Hardened-by-Design HBD Standard Cell Advanced Data Sheet August 2010 www.aeroflex.com/RadHardASIC FEATURES PRODUCT DESCRIPTION ‰ Up to 15,000,000 usable equivalent gates using standard cell architecture The high-performance UT130n HBD Hardened-by-Design


    Original     		PDF UT130nHBD 130nm 0x10-10 tsmc 130nm metal process teradyne tiger aeroflex sram edac charactristics of cmos logic gates CCGA 472 leon3 teradyne flex tester CCGA 472 drawing 130NM cmos process parameters tsmc cmos

    5962-08228

    Abstract: 292 CCGA PCIO Diode smd f6 leon3 SMD code V12 smd w20 UT699 array resistor 10k 603 y6 smd transistor
    Text: Standard Products UT699 32-bit Fault-Tolerant SPARCTM V8/LEON 3FT Processor Data Sheet November 3, 2009 INTRODUCTION The UT699 is a pipelined monolithic, high-performance, faulttolerant SPARCTM V8/LEON 3FT Processor. The UT699 provides a 32-bit master/target PCI interface, including a 16 bit


    Original     		PDF UT699 32-bit UT699 66MHz 5962-08228 292 CCGA PCIO Diode smd f6 leon3 SMD code V12 smd w20 array resistor 10k 603 y6 smd transistor

    AMBA ahb bus protocol

    Abstract: leon3 leon AMBA LEON3FT
    Text: Introduction GRMON is a debug monitor for the LEON Debug Support Unit DSU , providing a non-intrusive debug environment on real target hardware. The LEON DSU can be controlled through any AMBA AHB master and GRMON therefore supports communication through a large number of interfaces.


    Original     		PDF NT/2000/XP) AMBA ahb bus protocol leon3 leon AMBA LEON3FT

    CCGA 472

    Abstract: AEROFLEX* epitaxial MIL-STD-1553 schematic fpga CCGA -CG 472 leon3 82C51 CCGA 472 drawing fpga radiation intel 82c51 microcontroller using vhdl
    Text: Semicustom Products UT0.25 HBD Hardened-by-Design Structured Array Data Sheet November 2009 www.aeroflex.com/RadHardASIC FEATURES PRODUCT DESCRIPTION ‰ Up to 3,500,000 usable equivalent gates for 2.5V Core and 3,000,000 for 3.3V core using structured array


    Original     		PDF 25HBD 0E-10 CCGA 472 AEROFLEX* epitaxial MIL-STD-1553 schematic fpga CCGA -CG 472 leon3 82C51 CCGA 472 drawing fpga radiation intel 82c51 microcontroller using vhdl

    leon3

    Abstract: sparc v8 SpecInt2000
    Text: FOR IMMEDIATE RELEASE: January 27, 2010 CONTACT: Per Danielsson Aeroflex Gaisler AB 46 31 7758654 Email: per@gaisler.com www.aeroflex.com/Gaisler Teresa Farris Aeroflex Microelectronic Solutions 719-594-8035 teresa.farris@aeroflex.com www.aeroflex.com AEROFLEX GAISLER ANNOUNCES THE NEXT GENERATION LEON PROCESSOR


    Original     		PDF 32-bit leon3 sparc v8 SpecInt2000

    leon3

    Abstract: RTAX2000 LEON3FT STK4050II vhdl code CRC ECSS-E-ST-50-11C ahb fsm KEY Component for MIL-STD-1553 IP Core for FPGA APB VHDL code AMBA ahb bus protocol
    Text: SpaceWire CODEC with RMAP GRSPW / GRSPW-FT CompanionCore Data Sheet GAISLER Features Description • Full implementation of SpaceWire standard ECSS-E-ST-50-12C • Protocol ID extension ECSS-E-ST-50-11C • RMAP protocol ECSS-E-ST-50-11C • AMBA AHB back-end with DMA


    Original     		PDF ECSS-E-ST-50-12C ECSS-E-ST-50-11C leon3 RTAX2000 LEON3FT STK4050II vhdl code CRC ECSS-E-ST-50-11C ahb fsm KEY Component for MIL-STD-1553 IP Core for FPGA APB VHDL code AMBA ahb bus protocol

    RT3PE3000

    Abstract: ycl pcb 452 kt 501 transistor 1N12 SP6-3 kt 803 a CEN 2N2222A 1437
    Text: Actel Fusion Mixed-Signal FPGA for the MicroBlade Advanced Mezzanine Card Solution Actel Fusion Mixed-Signal FPGA for the MicroBlade AdvancedMC Solution Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i


    Original     		PDF

    A54 ZENER

    Abstract: A3PE600L leon3 AFS600-FG256 AQ3 Series jedec Package TO-39 IC UM 66 sine wave pwm circuit AFS250-FG256 ycl pcb 452
    Text: Actel Fusion Handbook Fusion Handbook Table of Contents Low-Power Flash Device Handbooks Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . i Section I – Actel Fusion® Datasheet Fusion Device Family Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1-1


    Original     		PDF

    two port register

    Abstract: Ut90
    Text: Semicustom Products UT90nHBD Hardened-by-Design HBD Standard Cell Advanced Data Sheet February 2012 www.aeroflex.com/RadHardASIC FEATURES PRODUCT DESCRIPTION  Up to 30,000,000 usable equivalent gates with a 1.0V Core using standard cell architecture The high-performance UT90nHBD Hardened-by-Design


    Original     		PDF UT90nHBD two port register Ut90

    PIN DIAGRAM OF RJ45 to usb

    Abstract: PIN DIAGRAM OF RJ45 Intel JS28F640J3 FLASH device RJ45 low connector pcb board UT699 js28f640 WJLXT971A PIN DIAGRAM OF RJ45 10 pin wjlxt971 MATE-N-LOK pinout
    Text: GR-UT699 Development Board User Manual AEROFLEX GAISLER AB Rev. 0.3, 2008-10-27 2 GR-UT699 Development Board User Manual Information furnished by Aeroflex Gaisler AB is believed to be accurate and reliable. However, no responsibility is assumed by Aeroflex Gaisler AB for its use, nor for any infringements


    Original     		PDF GR-UT699 GR-UT699 PIN DIAGRAM OF RJ45 to usb PIN DIAGRAM OF RJ45 Intel JS28F640J3 FLASH device RJ45 low connector pcb board UT699 js28f640 WJLXT971A PIN DIAGRAM OF RJ45 10 pin wjlxt971 MATE-N-LOK pinout

    RTAX2000S

    Abstract: LEON3FT sparc v8 FLOATING POINT Co Processor
    Text: ^ LEON3-FT G A IS L E R R E S E A R C H RTAX2000S nçter Introduction The LE0N3-FT processor is available as a standard component using the Actel RTAX2000S Field Programmable Gate Array. The fault tolerant design of the processor in combination with the radiation tolerant


    OCR Scan     		PDF RTAX2000S RTAX2000S 32-bit 30DMIPS CQ352B LEON3FT sparc v8 FLOATING POINT Co Processor