TR54016
Abstract: DS21352 DS2141A DS2151 DS2152 DS2155 DS21552 ANSI T1.403
Text: Maxim > App Notes > TELECOM Keywords: framer, SCT, single chip transceiver, AT&T, TR54016, ANSI, T1.403, FDL, facility data link, PRM, performance report message, ESF May 11, 2001 APPLICATION NOTE 461 Programming and Controlling the FDL on DS2141A, DS2151
|
Original
|
PDF
|
TR54016,
DS2141A,
DS2151
DS2155:
DS21552:
DS2156:
DS21FF42:
DS21FT42:
DS21Q352:
DS21Q42:
TR54016
DS21352
DS2141A
DS2151
DS2152
DS2155
DS21552
ANSI T1.403
|
TR54016
Abstract: TR-54016
Text: DS2141A/DS2151 Application Note Programming, Controlling the FDL September 23, 1994 Note: Contact the factory for C code firmware that implements the FDL requirements as per ANSI T1.403 and AT&T TR54016. Due to expected future changes in the requirements for the Facility Data Link FDL , the DS2141A/DS2151 T1 Controller
|
Original
|
PDF
|
DS2141A/DS2151
TR54016.
TR54016
TR-54016
|
ANSI T1.403
Abstract: TR-54016 TR54016 DS2141A DS2151 0CCCCCC011111111
Text: Application Note 335 Programming and Controlling the FDL on DS2141A, DS2151 www.maxim-ic.com INTRODUCTION This application note shows how to program and control the facility data link FDL on the DS2141A and DS2151. The ANSI T1.403 and AT&T TR54016 protocols used within receive and transmit FDL have been summarized.
|
Original
|
PDF
|
DS2141A,
DS2151
DS2141A
DS2151.
TR54016
DS2151
AN335:
ANSI T1.403
TR-54016
0CCCCCC011111111
|
FALC54
Abstract: intel i386ex pinout SIEMENS GIS voltage transformer d18211 i386ex Datasheet of apc46805 siemens rs232 connector com VG96 386EX 386EX EASY2254
Text: ICs for Communications Evaluation System for FALC54 EASY2254 Version 1.3.2 User’s Manual 05.97 T2254-XV13-M1-7600 EASY2254 Revision History: Current Version: 05.97 Previous Version: Page Page in previous (in new Version Version) Subjects (major changes since last revision)
|
Original
|
PDF
|
FALC54
EASY2254
T2254-XV13-M1-7600
EASY2254
FALC54
intel i386ex pinout
SIEMENS GIS voltage transformer
d18211
i386ex
Datasheet of apc46805
siemens rs232 connector com
VG96 386EX
386EX
|
Untitled
Abstract: No abstract text available
Text: XRT86VX38A 8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION JULY 2013 REV. 1.0.0 GENERAL DESCRIPTION The XRT86VX38A is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and Long-haul/Shorthual LIU integrated solution featuring R3 technology
|
Original
|
PDF
|
XRT86VX38A
XRT86VX38A
|
TR54016
Abstract: XRT86L38 XRT86VL34 XRT86VL34IB PIN26
Text: XRT86VL34 QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION JANUARY 2007 REV. V1.2.0 GENERAL DESCRIPTION The XRT86VL34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .
|
Original
|
PDF
|
XRT86VL34
XRT86VL34
TR54016
XRT86L38
XRT86VL34IB
PIN26
|
DS33R41
Abstract: DS21455 DS21458 DS2155 DS33Z41
Text: DS33R41 Inverse-Multiplexing Ethernet Mapper with Quad Integrated T1/E1/J1 Transceivers www.maxim-ic.com GENERAL DESCRIPTION FEATURES 10/100 IEEE 802.3 Ethernet MAC MII and RMII Half/Full Duplex with Automatic Flow Control The DS33R41 extends a 10/100 Ethernet LAN
|
Original
|
PDF
|
DS33R41
DS33R41
400-Ball
DS21455
DS21458
DS2155
DS33Z41
|
TR62411
Abstract: DS2141A DS21Q41B DS21Q41BTN TR54016
Text: DS21Q41B Quad T1 Framer www.dalsemi.com FEATURES § § § § § § § § § § § § § § § § Four T1 DS1/ISDN-PRI framing transceivers All four framers are fully independent Frames to D4, ESF, and SLC-96 formats 8-bit parallel control port that can be
|
Original
|
PDF
|
DS21Q41B
SLC-96
DS21Q41B
128-PIN
128-PIN
56-G4011-000
TR62411
DS2141A
DS21Q41BTN
TR54016
|
DMO 565 R
Abstract: dmo 465 Twelve NC Code
Text: xr XRT86L34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO NOVEMBER 2004 REV. P1.1.6 GENERAL DESCRIPTION The XRT86L34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy .
|
Original
|
PDF
|
XRT86L34
XRT86L34
DMO 565 R
dmo 465
Twelve NC Code
|
Untitled
Abstract: No abstract text available
Text: xr XRT86VL34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION OCTOBER 2005 REV. P1.0.7 GENERAL DESCRIPTION The XRT86VL34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless,
|
Original
|
PDF
|
XRT86VL34
XRT86VL34
|
225-ball
Abstract: No abstract text available
Text: XRT86VL34 PRELIMINARY QUAD T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION JULY 2006 REV. P1.0.8 GENERAL DESCRIPTION The XRT86VL34 is a four-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless,
|
Original
|
PDF
|
XRT86VL34
XRT86VL34
225-ball
|
AIS-16
Abstract: No abstract text available
Text: XRT86SH328 VOYAGER - E1 FRAMER + LIU REGISTER DESCRIPTION MAY 2008 REV. 1.0.0 GENERAL DESCRIPTION The XRT86SH328 has a total of 42 independent E1 framers or 56 independent framers for T1 . This Voyager Device maps 21 E1 payloads up to STS-3/ STM-1. The purpose of the 42 framers is to allow
|
Original
|
PDF
|
XRT86SH328
XRT86SH328
AIS-16
|
0x0360
Abstract: XRT86VL30
Text: XRT86VL30 PRELIMINARY SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION DECEMBER 2007 REV. P1.0.0 GENERAL DESCRIPTION The XRT86VL30 is a single channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless,
|
Original
|
PDF
|
XRT86VL30
XRT86VL30
0x0360
|
SR52 W 18
Abstract: GR-253-CORE GR-499-CORE PR11 T7690 T7698 uig823
Text: a e re 8 AdLib OCR Evaluation systems Data Sheet September 2002 T7698 Quad T1/E1 Line Interface and Octal T1/E1 Monitor Features . Integrated quad T1/E1 line interface and octal T1/ El receive frame monitor with HDLC processor provides system QoS capabilities .
|
Original
|
PDF
|
T7698
CB119
TR-54016
GR-499-CORE
GR-253-CORE
DS02-241
SR52 W 18
GR-253-CORE
GR-499-CORE
PR11
T7690
uig823
|
|
|
DS26521
Abstract: BTS 308 EC17 pinout of bel 187 transistor rspc 193 ec5 BBC FTL 3-2 G.SHDSL Industry Single-Chip DS2155 DS2156
Text: DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS33R11 extends a 10/100 Ethernet LAN segment by encapsulating MAC frames in HDLC or X.86 LAPS for transmission over a T1/E1/J1 data stream. §
|
Original
|
PDF
|
DS33R11
DS33R11
512kbps
DS26521
BTS 308
EC17
pinout of bel 187 transistor
rspc
193 ec5
BBC FTL 3-2
G.SHDSL Industry Single-Chip
DS2155
DS2156
|
RG703
Abstract: ch8c ch6b Motorola LSC microcontroller DS26528 DS26521 DS26522 DS26524 DS26524GN 1103h
Text: DS26524 Quad T1/E1/J1 Transceiver www.maxim-ic.com GENERAL DESCRIPTION FEATURES The DS26524 is a single-chip 4-port framer and line interface unit LIU combination for T1, E1, and J1 applications. Each channel is independently configurable, supporting both long-haul and short-haul
|
Original
|
PDF
|
DS26524
DS26524
RG703
ch8c
ch6b
Motorola LSC microcontroller
DS26528
DS26521
DS26522
DS26524GN
1103h
|
CHN G4 141
Abstract: CHN G4 112 chn 711 chn 832 CHN 833 CHN G4 136 CHN G4 119 TS22 CHN G4 140 XRT86VL32IB
Text: XRT86VL3x T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION JANUARY 2007 REV. 1.2.2 GENERAL DESCRIPTION The XRT86VL3x is a 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R3 technology Relayless, Reconfigurable, Redundancy that comes in a 2-channel, 4-channel,
|
Original
|
PDF
|
XRT86VL3x
XRT86VL3x
CHN G4 141
CHN G4 112
chn 711
chn 832
CHN 833
CHN G4 136
CHN G4 119
TS22
CHN G4 140
XRT86VL32IB
|
ftz 951
Abstract: G793 G-743
Text: Frame and Line Interface Component FALC 54 PEB 2254 General Information The Frame and Line Interface Component PEB 2254 (FALC54) is a high sophisticated single chip solution for primary rate PCM carriers. It may be programmed to operate in 1.544-Mbit/s (T1) or 2.048-Mbit/s (CEPT) carrier systems.
|
OCR Scan
|
PDF
|
FALCTM54)
FALC54)
544-Mbit/s
048-Mbit/s
FALC54
PCM24
8/16-bit
P-MQFP-80
ftz 951
G793
G-743
|
diode
Abstract: DS2141 TR54016 ads 96r
Text: DS2141 FULL DATA SHEET AVAILABLE - CALL - 214-450-3836 DALL AS S E M I C O N D U C T O R CORP S b l M l B O DDQ5fc.7b 5 • DAL SGE D DALLAS SEMICONDUCTOR DS2141 T1 Controller PIN ASSIGNMENT FEATURES • DS1 transceiver • Parallel Control Port • Frames to D4, ESF, and SLC-96n formats
|
OCR Scan
|
PDF
|
ds2141
SLC-96R
TR54016
DS2141
diode
TR54016
ads 96r
|
Untitled
Abstract: No abstract text available
Text: DS21Q41B PRELIMINARY DALLAS DS21Q41B Q u a d T I Framer SEMICONDUCTOR FEATURES FUNCTIONAL DIAGRAM • F o u rU DS1/ISDN-PRI framing transceivers • All four framers are fully independent • Frames to D4, ESF, and SLC-96 formats • 8 -b it parallel control port that can be connected to
|
OCR Scan
|
PDF
|
DS21Q41B
SLC-96
128-PIN
56-G4011-000
Ebmi30
|
Untitled
Abstract: No abstract text available
Text: DS2152 P R E L IM IN A R Y D A L L A S s e m ic o n d u c to r DS2152 Enhanced T1 Single Chip Transceiver FEATURES PIN ASSIGNMENT • Complete DS1/ISDN-PRI transceiver functionality • Line Interface can handle both long and short haul trunks • 3 2 -b it or 12 8 -b it crystaH ess jitter attenuator
|
OCR Scan
|
PDF
|
DS2152
100-PIN
Bbl413D
|
Untitled
Abstract: No abstract text available
Text: DS2152 PRELIMINARY DALLAS DS2152 Enhanced T1 Single Chip Transceiver se m ic o n d u c to r FEATURES PIN ASSIGNMENT • Complete DS1/ISDN-PRI transceiver functionality • Line interface can handle both long and short haul trunks • 32-bit or 128-bit crystal-less jitter attenuator
|
OCR Scan
|
PDF
|
DS2152
32-bit
128-bit
SLC-96R
100-PIN
|
Untitled
Abstract: No abstract text available
Text: DS2141A DALLAS SEMICONDUCTOR D S 2141A T1 Controller PIN ASSIGNMENT FEATURES • DS1/ISDN-PRI framing transceiver TCLK [ t TSER C 2 • Frames to D4, ESF, and SLC-96 formats TCHCLK [ 3 TPOS [ 4 • Parallel control port TNEG [ 5 • Onboard, dual two-frame elastic store slip buffers
|
OCR Scan
|
PDF
|
DS2141A
SLC-96
40-pin
44-pin
BblM13Q
000fi4b3
DS2141AQ
00QA4fci4
|
Untitled
Abstract: No abstract text available
Text: DS2151Q DALLAS SEM ICONDUCTOR DS2151Q T1 Single-Chip Transceiver PIN ASSIGNMENT FEATURES • Complete DS1/ISDN-PRI transceiver functionality Functional Blocks nnnnnnnnnnn • Line interface can handle both long and short haul trunks • 32-bit or 128-bit jitter attenuator
|
OCR Scan
|
PDF
|
DS2151Q
32-bit
128-bit
2blM130
DS2151Q
44-PIN
2bl4130
|