Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TPLH14 Search Results

    TPLH14 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    msi 7267 MOTHERBOARD SERVICE MANUAL

    Abstract: ttl cookbook msi ms 7267 MOTHERBOARD CIRCUIT diagram "0.4mm" bga "ball collapse" height PCF 799 crystal oscillator 8MHz 4 pins smd diode MARKING F5 44C smd TRANSISTOR code marking A7 terminals diagram of smd transistor bo2 cookbook for ic 555
    Text: GTL/GTLP Logic High-Performance Backplane Drivers Data Book Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information


    Original     		PDF GDFP1-F48 -146AA GDFP1-F56 -146AB msi 7267 MOTHERBOARD SERVICE MANUAL ttl cookbook msi ms 7267 MOTHERBOARD CIRCUIT diagram "0.4mm" bga "ball collapse" height PCF 799 crystal oscillator 8MHz 4 pins smd diode MARKING F5 44C smd TRANSISTOR code marking A7 terminals diagram of smd transistor bo2 cookbook for ic 555

    SCANSTA111

    Abstract: STA111
    Text: SCANSTA111 Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 JTAG Port General Description The SCANSTA111 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved test throughput and the ability to remove a board


    Original     		PDF SCANSTA111 SCANSTA111 IEEE1149 STA111

    CDC318

    Abstract: No abstract text available
    Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original     		PDF CDC318 18-LINE SCAS587B 1-to-18 MIL-STD-883, 48-Pin CDC318

    Untitled

    Abstract: No abstract text available
    Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original     		PDF CDC318 18-LINE SCAS587B 1-to-18 MIL-STD-883, 48-Pin

    48-PIN

    Abstract: CDC318A CDC318ADL CDC318ADLG4
    Text: CDC318A 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS614A – SEPTEMBER 1998 – REVISED JUNE 2002 D D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications


    Original     		PDF CDC318A 18-LINE SCAS614A 1-to-18 100-MHz MIL-STD-883, 48-Pin CDC318A CDC318ADL CDC318ADLG4

    abt244

    Abstract: ABT16245 scba006a
    Text: Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices SCBA006A December 1996 1 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest


    Original     		PDF SCBA006A ABT244 abt244 ABT16245 scba006a

    Untitled

    Abstract: No abstract text available
    Text: SCANSTA111 www.ti.com SNLS060K – AUGUST 2001 – REVISED APRIL 2013 SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 JTAG Port Check for Samples: SCANSTA111 FEATURES DESCRIPTION • The SCANSTA111 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The


    Original     		PDF SCANSTA111 SNLS060K SCANSTA111

    Untitled

    Abstract: No abstract text available
    Text: SCANSTA111 www.ti.com SNLS060K – AUGUST 2001 – REVISED APRIL 2013 SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 JTAG Port Check for Samples: SCANSTA111 FEATURES DESCRIPTION • The SCANSTA111 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The


    Original     		PDF SCANSTA111 SNLS060K SCANSTA111

    48-PIN

    Abstract: CDC318A CDC318ADL CDC318ADLG4 CDC318ADLR
    Text: CDC318A 1ĆLINE TO 18ĆLINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS614A − SEPTEMBER 1998 − REVISED JUNE 2002 D High-Speed, Low-Skew 1-to-18 Clock Buffer D D D D D D D D D DL PACKAGE TOP VIEW for Synchronous DRAM (SDRAM) Clock Buffering Applications


    Original     		PDF CDC318A 18LINE SCAS614A 1-to-18 100-MHz MIL-STD-883, 48-Pin CDC318A CDC318ADL CDC318ADLG4 CDC318ADLR

    K3638

    Abstract: 4Y04
    Text: CDC318A 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS614A – SEPTEMBER 1998 – REVISED JUNE 2002 D D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications


    Original     		PDF CDC318A 18-LINE SCAS614A 1-to-18 100-MHz MIL-STD-883, 48-Pin K3638 4Y04

    trung

    Abstract: abt16244a LVC Low-Voltage BiCMOS Technology VME64 termination FB1650 GTL16612 SCAA029 transistor book
    Text: Understanding Advanced Bus-Interface Products SCAA029 May 1996 1 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest


    Original     		PDF SCAA029 SCBD002B. SCBD002B, trung abt16244a LVC Low-Voltage BiCMOS Technology VME64 termination FB1650 GTL16612 SCAA029 transistor book

    48-PIN

    Abstract: CDC318A
    Text: CDC318A 1ĆLINE TO 18ĆLINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS614A − SEPTEMBER 1998 − REVISED JUNE 2002 D High-Speed, Low-Skew 1-to-18 Clock Buffer D D D D D D D D D DL PACKAGE TOP VIEW for Synchronous DRAM (SDRAM) Clock Buffering Applications


    Original     		PDF CDC318A 18LINE SCAS614A 1-to-18 100-MHz MIL-STD-883, 48-Pin CDC318A

    ABT16245

    Abstract: ABT244
    Text: Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices SCBA006 13–1 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version


    Original     		PDF SCBA006 ABT16245 ABT244

    STA111

    Abstract: SCANSTA111
    Text: SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 JTAG Port • Mode Register0 allows local TAPs to be bypassed, General Description The SCANSTA111 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved


    Original     		PDF SCANSTA111 SCANSTA111 STA111

    CDC318

    Abstract: CDC318DL CDC318DLR
    Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original     		PDF CDC318 18-LINE SCAS587B 1-to-18 MIL-STD-883, 48-Pin CDC318 CDC318DL CDC318DLR

    SCANSTA111

    Abstract: STA111
    Text: SCANSTA111 Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 JTAG Port General Description The SCANSTA111 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved test throughput and the ability to remove a board


    Original     		PDF SCANSTA111 SCANSTA111 IEEE1149 STA111

    CDC318

    Abstract: No abstract text available
    Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original     		PDF CDC318 18-LINE SCAS587B 1-to-18 MIL-STD-883, 48-Pin CDC318

    CDIP2-T20

    Abstract: icc 312 106aa
    Text: INCH-POUND MIL-M-38510/338B 10 February 2004 SUPERSEDING MIL-M-38510/338A 22 May 1990 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, ARITHMETIC LOGIC UNITS, MONOLITHIC SILICON Reactivated after 10 February 2004 and may be used for either new or existing design acquisition.


    Original     		PDF MIL-M-38510/338B MIL-M-38510/338A MIL-M-38510/338B CDIP2-T20 icc 312 106aa

    abt16244a

    Abstract: FB1650 GTL16612 SCAA029 CBT-90 Evaluation Board
    Text: Understanding Advanced Bus-Interface Products SCAA029 May 1996 1 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest


    Original     		PDF SCAA029 SCBD002B. SCBD002B, abt16244a FB1650 GTL16612 SCAA029 CBT-90 Evaluation Board

    marking code ADg

    Abstract: ic 76 adg l7 723 M/A relay lzl T7895 aos Lot Code Identification n7t marking iwatt marking
    Text: MIL-M-38510/520B 20 JUNE 1983 W L R S E DING-MIL-M-38510/520A 9 D e c e m b e r 1982 MILITARY MICROCIRCUITS, SPECIFICATION DIGITAL, MONOLITHIC N-CHANNEL, SILICON GATE 16-BIT M I C R O PR OC ES SO R T h i s s p e c i f i c a t i o n is a p p r o v e d f o r u s e b y all D e p a r t ­


    OCR Scan     		PDF MIL-M-38510/520B MIL-M-38510/520A 16-BIT MIL-M-38510. Z8001 Z8002 Z8001A Z8002A marking code ADg ic 76 adg l7 723 M/A relay lzl T7895 aos Lot Code Identification n7t marking iwatt marking

    hl43

    Abstract: TIL413 IZ6 data sheet PJ 3139 B38G 2901c marking AYB
    Text: I QUALI FI CAI 1ÜTTI I REQUIREMENTS I REMOVED M I I MILITARY MICROCIRCUITS, DIGITAL, T h i s s p e c i f i c a t i o n is ments and Agencies should be FOUR-31T noted that previous MICROPROCESSOR Scope. This reflected approved of the f o r u s e by Department


    OCR Scan     		PDF MIL-M-38510/440B M1L-M-38510, HIL-H-38510/440C hl43 TIL413 IZ6 data sheet PJ 3139 B38G 2901c marking AYB

    Untitled

    Abstract: No abstract text available
    Text: Military 54LS192 M M O T O R O L A Presettable BCD/Decade UP/Down Counter ELECTRICALLY TESTED PER: MIL-M-38510/31507 M P O Mill! The 54LS192 is an UP/DOWN BCD Decade (8421) Counter and the 54LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the


    OCR Scan     		PDF 54LS192 MIL-M-38510/31507 54LS192 54LS193 MODULO-16

    Untitled

    Abstract: No abstract text available
    Text: CDC318A l-LINE TO 18-LINE CLOCK DRIVER WITH |2C CONTROL INTERFACE SC AS 614 - SE P TE M B E R 1998 High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM SDRAM Clock Buffering Applications Output Skew, tSk(0), Less Than 250 ps Pulse Skew, tSk(P), Less Than 500 ps


    OCR Scan     		PDF CDC318A 18-LINE 1-to-18 100-MHz MIL-STD-883, 48-Pin

    6358NS

    Abstract: No abstract text available
    Text: M Military 54LS192 M O TO R O LA Presettable BCD/Decade UP/Down Counter ELECTRICALLY TESTED PER: MIL-M-38510/31507 M U HM The 54LS192 is an UP/DOWN BCD Decade (8421) Counter and the 54LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the


    OCR Scan     		PDF 54LS192 MIL-M-38510/31507 54LS192 54LS193 MODULO-16 tPHL13 tPHL14 PHL14 PLH14 tPLH14 6358NS