Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CDC318DLR Search Results

    SF Impression Pixel

    CDC318DLR Price and Stock

    Rochester Electronics LLC CDC318DLR

    LOW SKEW CLOCK DRIVER
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CDC318DLR Bulk 1,000 286
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.05
    • 10000 $1.05
    Buy Now

    Texas Instruments CDC318DLR

    Low Skew Clock Driver, 318 Series, 18 True Output(s), BICMOS, PDSO48 '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics CDC318DLR 1,000 1
    • 1 $1.06
    • 10 $1.06
    • 100 $0.9945
    • 1000 $0.8993
    • 10000 $0.8993
    Buy Now

    CDC318DLR Datasheets (2)

    Part ECAD Model Manufacturer Description Curated Type PDF
    CDC318DLR Texas Instruments 1-Line To 18-Line Clock Driver With I2C Control Interface 48-SSOP Original PDF
    CDC318DLR Texas Instruments Drivers, 1 To 18 Line Clock Driver With I2C Control Interface Original PDF

    CDC318DLR Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC318 18-LINE SCAS587B 1-to-18 MIL-STD-883, 48-Pin

    CDC318

    Abstract: CDC318DL CDC318DLR
    Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC318 18-LINE SCAS587B 1-to-18 MIL-STD-883, 48-Pin CDC318 CDC318DL CDC318DLR

    Untitled

    Abstract: No abstract text available
    Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps


    Original
    PDF CDC318 18-LINE SCAS587B 1-to-18 MIL-STD-883, 48-Pin