AIC23B
Abstract: TLV320AIC23B TLV320AIC23BIPW TLV320AIC23BIRHD TLV320AIC23BPW TLV320AIC23BRHD
Text: TLV320AIC23B Stereo Audio CODEC, 8Ć to 96ĆkHz, With Integrated Headphone Amplifier Data Manual February 2004 Digital Audio Products SLWS106H IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications,
|
Original
|
PDF
|
TLV320AIC23B
96kHz,
SLWS106H
4040064/F
MO-153
AIC23B
TLV320AIC23B
TLV320AIC23BIPW
TLV320AIC23BIRHD
TLV320AIC23BPW
TLV320AIC23BRHD
|
Untitled
Abstract: No abstract text available
Text: TLV320AIC23 Stereo Audio CODEC, 8Ć to 96ĆkHz, With Integrated Headphone Amplifier Data Manual MAY 2002 Digital Audio Products SLWS106D IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications,
|
Original
|
PDF
|
TLV320AIC23
SLWS106D
|
Untitled
Abstract: No abstract text available
Text: TLV320DAC23 Stereo Audio D/A Converter, 8Ć to 96ĆkHz With Integrated Headphone Amplifier Data Manual February 2004 Digital Audio Products SLES001C IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications,
|
Original
|
PDF
|
TLV320DAC23
96kHz
SLES001C
MTSS001C
4040064/F
MO-153
|
Untitled
Abstract: No abstract text available
Text: TVP5160 NTSC/PAL/SECAM/Component 2x10-Bit Digital Video Decoder Data Manual Literature Number: SLES135A February 2005 − Revised April 2006 Printed on Recycled Paper IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications,
|
Original
|
PDF
|
TVP5160
2x10-Bit
SLES135A
|
A115-A
Abstract: C101 SN74GTLPH306 SN74GTLPH306DW SN74GTLPH306DWR
Text: SN74GTLPH306 8-BIT LVTTL-TO-GTLP BUS TRANSCEIVER www.ti.com FEATURES • • • • • • • • • • • TI-OPC Circuitry Limits Ringing on Unevenly Loaded Backplanes OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
|
Original
|
PDF
|
SN74GTLPH306
000-V
A115-A
C101
SN74GTLPH306
SN74GTLPH306DW
SN74GTLPH306DWR
|
Untitled
Abstract: No abstract text available
Text: TFP510 TI PanelBusā DIGITAL TRANSMITTER SLDS146B − JANUARY 2002 − REVISED DECEMBER 2002 D Digital Visual Interface DVI Compliant1 D Supports Resolutions From VGA to UXGA D D (25-MHz–165-MHz Pixel Rates) D Universal Graphics Controller Interface
|
Original
|
PDF
|
TFP510
SLDS146B
25-MHz
165-MHz
12-Bit,
24-Bit,
12-Bit
|
mda Signal Generator
Abstract: No abstract text available
Text: TFP510 TI PanelBusā DIGITAL TRANSMITTER SLDS146B − JANUARY 2002 − REVISED DECEMBER 2002 D Digital Visual Interface DVI Compliant1 D Supports Resolutions From VGA to UXGA D D (25-MHz–165-MHz Pixel Rates) D Universal Graphics Controller Interface
|
Original
|
PDF
|
TFP510
SLDS146B
25-MHz
165-MHz
12-Bit,
24-Bit,
12-Bit
mda Signal Generator
|
Untitled
Abstract: No abstract text available
Text: TFP510 TI PanelBusā DIGITAL TRANSMITTER SLDS146B − JANUARY 2002 − REVISED DECEMBER 2002 D Digital Visual Interface DVI Compliant1 D Supports Resolutions From VGA to UXGA D D (25-MHz–165-MHz Pixel Rates) D Universal Graphics Controller Interface
|
Original
|
PDF
|
TFP510
SLDS146B
25-MHz
165-MHz
12-Bit,
24-Bit,
12-Bit
|
Untitled
Abstract: No abstract text available
Text: TFP510 TI PanelBusā DIGITAL TRANSMITTER SLDS146B − JANUARY 2002 − REVISED DECEMBER 2002 D Digital Visual Interface DVI Compliant1 D Supports Resolutions From VGA to UXGA D D (25-MHz–165-MHz Pixel Rates) D Universal Graphics Controller Interface
|
Original
|
PDF
|
TFP510
SLDS146B
25-MHz
165-MHz
12-Bit,
24-Bit,
12-Bit
|
Untitled
Abstract: No abstract text available
Text: PACKAGE OPTION ADDENDUM www.ti.com 18-Jul-2006 PACKAGING INFORMATION Orderable Device Status 1 Package Type Package Drawing Pins Package Eco Plan (2) Qty Lead/Ball Finish MSL Peak Temp (3) SN74ALS2540N OBSOLETE PDIP N 20 TBD Call TI SN74ALS2541DW OBSOLETE
|
Original
|
PDF
|
18-Jul-2006
SN74ALS2540N
SN74ALS2541DW
SN74ALS2541DWR
SN74ALS2541DWRE4
SN74ALS2541N
SN74ALS2541NE4
SN74ALS2541NSR
SN74ALS2541NSRE4
Level-1-260C-UNLIM
|
Untitled
Abstract: No abstract text available
Text: GeneralĆPurpose LowĆVoltage 1.1 V to 3.6 V I/O 16ĆBit 22ĆKSPS DSP CODEC TLV320AIC11 Data Manual 2002 HPA Product Group SLWS100A IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications,
|
Original
|
PDF
|
TLV320AIC11
SLWS100A
|
Untitled
Abstract: No abstract text available
Text: TFP510 TI PanelBusā DIGITAL TRANSMITTER SLDS146B − JANUARY 2002 − REVISED DECEMBER 2002 D Digital Visual Interface DVI Compliant1 D Supports Resolutions From VGA to UXGA D D (25-MHz–165-MHz Pixel Rates) D Universal Graphics Controller Interface
|
Original
|
PDF
|
TFP510
SLDS146B
25-MHz
165-MHz
12-Bit,
24-Bit,
12-Bit
|
C101
Abstract: SN74CB3Q3244 SN74CB3Q3244DW SN74CB3Q3244DWR SN74CB3Q3244RGYR
Text: SN74CB3Q3244 8ĆBIT FET BUS SWITCH 2.5ĆV/3.3ĆV LOWĆVOLTAGE HIGHĆBANDWIDTH BUS SWITCH SCDS154B − OCTOBER 2003 − REVISED DECEMBER 2004 D D D † For additional information regarding the performance characteristics of the CB3Q family, refer to the TI
|
Original
|
PDF
|
SN74CB3Q3244
SCDS154B
SCDA008.
C101
SN74CB3Q3244
SN74CB3Q3244DW
SN74CB3Q3244DWR
SN74CB3Q3244RGYR
|
A115-A
Abstract: C101 SN74GTLP21395 signal path designer
Text: SN74GTLP21395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY www.ti.com FEATURES • • • • • • • • • • TI-OPC Circuitry Limits Ringing on Unevenly Loaded Backplanes
|
Original
|
PDF
|
SN74GTLP21395
A115-A
C101
SN74GTLP21395
signal path designer
|
|
|
Untitled
Abstract: No abstract text available
Text: TFP101, TFP101A TI PanelBus DIGITAL RECEIVER SLDS119C - MARCH 2000 − REVISED OCTOBER 2003 D Supports XGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 86 MHz Digital Visual Interface (DVI) Specification Compliant1
|
Original
|
PDF
|
TFP101,
TFP101A
SLDS119C
|
Untitled
Abstract: No abstract text available
Text: TFP401, TFP401A TI PanelBus DIGITAL RECEIVER SLDS120B - MARCH 2000 − REVISED JUNE 2003 D Supports UXGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 165 MHz Digital Visual Interface (DVI) Specification Compliant1
|
Original
|
PDF
|
TFP401,
TFP401A
SLDS120B
|
DIR1703
Abstract: TAS1020 TAS3001 TAS3001C TAS3001CPW TAS3002 TLC320AD77 TUSB3200
Text: TAS3001C Digital Audio Processor Data Manual March 2004 DAV−Audio Products SLAS226B IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue
|
Original
|
PDF
|
TAS3001C
SLAS226B
4040064/F
MO-153
DIR1703
TAS1020
TAS3001
TAS3001C
TAS3001CPW
TAS3002
TLC320AD77
TUSB3200
|
Untitled
Abstract: No abstract text available
Text: TAS3001C Digital Audio Processor Data Manual March 2004 DAV−Audio Products SLAS226B IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue
|
Original
|
PDF
|
TAS3001C
SLAS226B
accor1995
4040064/F
MO-153
|
Untitled
Abstract: No abstract text available
Text: TFP201, TFP201A TI PanelBus DIGITAL RECEIVER SLDS116A - MARCH 2000 − REVISED JUNE 2000 D Supports SXGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 112 MHz Digital Visual Interface (DVI) Specification Compliant1
|
Original
|
PDF
|
TFP201,
TFP201A
SLDS116A
|
5 inch LCD panel
Abstract: No abstract text available
Text: TFP401, TFP401A TI PanelBus DIGITAL RECEIVER SLDS120B - MARCH 2000 − REVISED JUNE 2003 D Supports UXGA Resolution D D D D D D Reduced Power Consumption − 1.8 V Core Output Pixel Rates Up to 165 MHz Digital Visual Interface (DVI) Specification Compliant1
|
Original
|
PDF
|
TFP401,
TFP401A
SLDS120B
5 inch LCD panel
|
Untitled
Abstract: No abstract text available
Text: TFP403 TI PanelBus DIGITAL RECEIVER SLDS125A − DECEMBER 2000 − REVISED OCTOBER 2002 D Supports UXGA Resolution Output Pixel D D D D D D 4x Over-Sampling for Reduced Bit-Error Rates up to 165 MHz Digital Visual Interface (DVI 1.0) Specification Compliant1
|
Original
|
PDF
|
TFP403
SLDS125A
TFP501
|
d48 6a2
Abstract: TUSB3410-Q1
Text: TUSB3410ĆQ1 USB To Serial Port Controller Data Manual 2004 MSP USB SGLS249 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue
|
Original
|
PDF
|
TUSB3410Ä
SGLS249
MTQF002B
S-PQFP-G32)
4040172/D
d48 6a2
TUSB3410-Q1
|
TLK3114SA
Abstract: No abstract text available
Text: TLK3114SA 10ĆGbps XAUI Transceiver Data Manual October 2003 MSDS Multimedia SLLS529B IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue
|
Original
|
PDF
|
TLK3114SA
SLLS529B
TLK3114SA
|
Signal Path DESIGNER
Abstract: No abstract text available
Text: www.ti.com SN74GTLP1395 TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY FEATURES • • • • • • • • • • • TI-OPC Circuitry Limits Ringing on Unevenly Loaded Backplanes
|
Original
|
PDF
|
SN74GTLP1395
SCES349C
Signal Path DESIGNER
|
