Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    THERMAL ANALYSIS PLD 1.5 Search Results

    THERMAL ANALYSIS PLD 1.5 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TCTH011AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Push-pull type Visit Toshiba Electronic Devices & Storage Corporation
    TCTH022AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH021AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation

    THERMAL ANALYSIS PLD 1.5 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    MRF1507

    Abstract: thermal analysis pld 1.5 "thermal via" AN4005 EB209
    Text: MOTOROLA Order this document by AN4005/D SEMICONDUCTOR APPLICATION NOTE AN4005 Thermal Management and Mounting Method for the PLD 1.5 RF Power Surface Mount Package Prepared by: Jeanne Pavio and Mike McCloskey Motorola SPS Communications Technology Center


    Original     		AN4005/D AN4005 MRF1507 thermal analysis pld 1.5 "thermal via" AN4005 EB209 PDF

    AN4005

    Abstract: MRF1507 EB209
    Text: MOTOROLA Freescale Semiconductor, Inc. SEMICONDUCTOR APPLICATION NOTE Order this document by AN4005/D AN4005 Thermal Management and Mounting Method for the PLD 1.5 RF Power Surface Mount Package Prepared by: Jeanne Pavio and Mike McCloskey Motorola SPS Communications Technology Center


    Original     		AN4005/D AN4005 AN4005 MRF1507 EB209 PDF

    APEX 20ke development board sram

    Abstract: PQFP ALTERA 160 EP20K1000C EP20K100C EP20K1500C EP20K200C EP20K30E EP20K400C EP20K600C thermal analysis pld 1.5
    Text: APEX Devices High-Density Embedded Programmable Logic Devices for System-Level Integration C K 2 APEXeaturing F per r Cop e y a L Allnnect o c r e t In 1 January 2001 APEX programmable logic devices provide the flexibility and high density needed for


    Original     		840-Mbps M-GB-APEX20K-04 APEX 20ke development board sram PQFP ALTERA 160 EP20K1000C EP20K100C EP20K1500C EP20K200C EP20K30E EP20K400C EP20K600C thermal analysis pld 1.5 PDF

    PQFP 176

    Abstract: No abstract text available
    Text: Military Plastic pASIC 3 Family 60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density last updated 5/4/2000 Military pASIC 3 - 3.3V Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features High Performance and High Density Total of 180 I/O pins


    Original     		16-bit 456-PBGA PQ208 84-pin PQ208 208-pin PQFP 176 PDF

    CI 3060 elsys

    Abstract: 84-PIN QL3012 QL3025 QL3040 QL3060 QL3060-1PQ208M
    Text: Military Plastic pASIC 3 Family 60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density Military pASIC 3 - 3.3V Family DEVICE HIGHLIGHTS FEATURES Device Highlights Features High Performance and High Density Total of 180 I/O pins •


    Original     		16-bit 456-PBGA PQ208 84-pin PQ208 208-pin CI 3060 elsys QL3012 QL3025 QL3040 QL3060 QL3060-1PQ208M PDF

    Untitled

    Abstract: No abstract text available
    Text: QL4009 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM Last Updated: October 25 1999 QuickRAM HIGHLIGHTS … 9,000 usable PLD gates, 82 I/O pins High Performance and High Density - 9,000 Usable PLD Gates with 82 I/Os - 300 MHz 16-bit Counters, 400 MHz Datapaths, 160+ MHz FIFOs


    Original     		QL4009 16-bit 152-bit QL4009 PDF

    Datasheet ci 4009

    Abstract: QL4009-1PF100C 100-PIN 84-PIN PF100 PL84 QL4009 QL4009-1PL84C
    Text: QL4009 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM Last Updated: August 6, 1999 QuickRAM HIGHLIGHTS … 9,000 usable PLD gates, 82 I/O pins High Performance and High Density - 9,000 Usable PLD Gates with 82 I/Os - 300 MHz 16-bit Counters, 400 MHz Datapaths, 160+ MHz FIFOs


    Original     		QL4009 16-bit 152-bit QL4009 Datasheet ci 4009 QL4009-1PF100C 100-PIN 84-PIN PF100 PL84 QL4009-1PL84C PDF

    Datasheet ci 4009

    Abstract: QL4009-1PF100C 12v AUDIO AMPLIFIER CIRCUIT DIAGRAM 100-PIN 84-PIN PF100 PL84 QL4009 QL4009-1PL84C
    Text: QL4009 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM Preliminary Data QuickRAM HIGHLIGHTS … 9,000 usable PLD gates, 82 I/O pins Last Updated: April 14, 1999 High Performance and High Density - 9,000 Usable PLD Gates with 82 I/Os


    Original     		QL4009 16-bit 152-bit QL4009 Datasheet ci 4009 QL4009-1PF100C 12v AUDIO AMPLIFIER CIRCUIT DIAGRAM 100-PIN 84-PIN PF100 PL84 QL4009-1PL84C PDF

    EPM7128STC100-15

    Abstract: EPF10K50RI240-4 ALTERA MAX EPM7128SQC100-15 EPF10K10LC84-3 qpsk modulation VHDL CODE 304 QFP amkor ALTERA EPF10K50RI240-4 MAX7000S EPF10K10LC84-4 EPF10K20A
    Text: Newsletter for Altera Customers ◆ First Quarter ◆ February 1997 FLEX Devices: The Gate Array Alternative Altera’s FLEX 10K and FLEX 8000 devices combine the flexibility of programmable logic devices PLDs with the density and efficiency of gate arrays. As PLD unit


    Original     		PDF

    QL4016

    Abstract: TMS 4016 100-PIN 84-PIN PF144 PL84 QL4016-1PF100C QL4016-1PF144C QL4016-1PL84C
    Text: QL4016 16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM Last Updated: April 12, 1999 QuickRAM HIGHLIGHTS … 16,000 usable PLD gates, 118 I/O pins High Performance and High Density - 16,000 Usable PLD Gates with 118 I/Os


    Original     		QL4016 16-bit 152-bit QL4016 TMS 4016 100-PIN 84-PIN PF144 PL84 QL4016-1PF100C QL4016-1PF144C QL4016-1PL84C PDF

    100-PIN

    Abstract: 84-PIN PF144 PL84 QL4016 QL4016-1PF100C QL4016-1PF144C QL4016-1PL84C
    Text: Back QL4016 16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM PRELIMINARY DATA QuickRAM HIGHLIGHTS … 16,000 usable PLD gates, 118 I/O pins Last Updated: August 27, 1998 High Performance and High Density - 16,000 Usable PLD Gates with 118 I/Os


    Original     		QL4016 16-bit 152-bit QL4016 100-PIN 84-PIN PF144 PL84 QL4016-1PF100C QL4016-1PF144C QL4016-1PL84C PDF

    Untitled

    Abstract: No abstract text available
    Text: QL4016 16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM PRELIMINARY DATA QuickRAM HIGHLIGHTS … 16,000 usable PLD gates, 118 I/O pins Last Updated: August 27, 1998 High Performance and High Density - 16,000 Usable PLD Gates with 118 I/Os


    Original     		QL4016 16-bit 152-bit PDF

    CI 3060 elsys

    Abstract: AA23 QL3060 QL3060-1PB456C QL3060-1PQ208C
    Text: QL3060 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density April, 1999 4 pASIC 3 HIGHLIGHTS … 60,000 usable PLD gates, 316 I/O pins High Performance and High Density -60,000 Usable PLD Gates with 316 I/Os -16-bit counter speeds over 300 MHz, data path speeds over 400 MHz


    Original     		QL3060 -16-bit QL3060-rev. CI 3060 elsys AA23 QL3060 QL3060-1PB456C QL3060-1PQ208C PDF

    Untitled

    Abstract: No abstract text available
    Text: QL4009 - QuickRAMTM 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM last updated 5/17/2000 QL4009 - QuickRAM DEVICE HIGHLIGHTS Device Highlights High Performance & High Density • 9,000 Usable PLD Gates with 82 I/Os ■


    Original     		QL4009 16-bit PDF

    EP20K1000C

    Abstract: EP20K100E EP20K200C EP20K30E EP20K400C EP20K600C EP20K60E APEX 20ke development board sram apex ep20k400 sopc development board APEX 20ke development board sram pin assignments
    Text: APEX Devices High-Density Embedded Programmable Logic Devices for System-Level Integration 0KC 2 X E AP eaturing F r Coppe r e y a All-L onnect Interc July 2002 APEX programmable logic devices provide the flexibility and high density needed for system-on-a-programmable-chip SOPC


    Original     		840-Mbps GB-APEX20K-5 EP20K1000C EP20K100E EP20K200C EP20K30E EP20K400C EP20K600C EP20K60E APEX 20ke development board sram apex ep20k400 sopc development board APEX 20ke development board sram pin assignments PDF

    Untitled

    Abstract: No abstract text available
    Text: QL3060 / QL3060R 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density PRELIMINARY DATA March, 1998 2 … 60,000 usable PLD gates, 316 I/O pins High Performance and High Density -60,000 Usable PLD Gates with 316 I/Os -16-bit counter speeds over 250 MHz, data path speeds over 275 MHz


    Original     		QL3060 QL3060R -16-bit PDF

    QL4009-1PF100C

    Abstract: PF100 PL84 QL4009
    Text: QL4009 - QuickRAMTM 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM QL4009 - QuickRAM DEVICE HIGHLIGHTS Device Highlights High Performance & High Density • 9,000 Usable PLD Gates with 82 I/Os ■ 300 MHz 16-bit Counters, 400 MHz Datapaths,


    Original     		QL4009 16-bit QL4009-1PF100C PF100 PL84 PDF

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor Technical Data Document Number: MRF1511N Rev. 8, 6/2009 RF Power Field Effect Transistor N - Channel Enhancement - Mode Lateral MOSFET MRF1511NT1 Designed for broadband commercial and industrial applications at frequencies to 175 MHz. The high gain and broadband performance of this device


    Original     		MRF1511N MRF1511NT1 PDF

    QL4090

    Abstract: QL4090-1PB456C QL4090-1PQ208C QL4090-1PQ240C 240-PIN AA23
    Text: Back QL4090 90,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM PRELIMINARY DATA QuickRAM HIGHLIGHTS … 90,000 usable PLD gates, 316 I/O pins Last Updated: August 27, 1998 High Performance and High Density - 90,000 Usable PLD Gates with 316 I/Os


    Original     		QL4090 16-bit 152-bit QL4090 456-PIN QL4090-1PB456C QL4090-1PQ208C QL4090-1PQ240C 240-PIN AA23 PDF

    240-PIN

    Abstract: AA23 QL3060-1PQ240C QL4090 QL4090-1PB456C QL4090-1PQ208C AB24-AB25
    Text: QL4090 90,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM Last Updated: April 15, 1999 QuickRAM HIGHLIGHTS … 90,000 usable PLD gates, 316 I/O pins High Performance and High Density - 90,000 Usable PLD Gates with 316 I/Os


    Original     		QL4090 16-bit 152-bit QL4090 240-PIN AA23 QL3060-1PQ240C QL4090-1PB456C QL4090-1PQ208C AB24-AB25 PDF

    Untitled

    Abstract: No abstract text available
    Text: QL4009 9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density, and Embedded RAM Last Updated: August 6, 1999 QuickRAM HIGHLIGHTS . 9,000 usable PLD gates, 82 I/O pins High Performance and High Density - 9,000 Usable PLD Gates with 8 2 1/Os


    OCR Scan     		QL4009 16-bit 152-bit QL4009 PDF

    signetics nand gates

    Abstract: No abstract text available
    Text: ATS2552 Features • • • • • • • • • • • • • • • • • 68 Pins 24 I/O Pins 29 Dedicated Inputs 52 Flip-Flops Foldback NAND Structure Full Connectivity Erasable Version and One Time Programmable Version Available Scan Test Power Down Mode


    OCR Scan     		ATS2552 PML2552 ATS2552 ATS2552-35JC ATS2552-35KC ATS2552-50JC ATS2552-50KC signetics nand gates PDF

    Untitled

    Abstract: No abstract text available
    Text: QL3060 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density April, 1999 pASIC 3 HIGHLIGHTS . 60,000 usable PLD gates, 316 I/O pins S High Performance and High Density -60,000 Usable PLD Gates with 316 I/Os -16-bit counter speeds over 300 MHz, data path speeds over 400 MHz


    OCR Scan     		QL3060 -16-bit PDF

    PML2552KA

    Abstract: No abstract text available
    Text: Philips C om ponents-Signetics Document No. 853-1475 ECN No. 00481 Date of Issue September 20, 1990 Status Product Specification PML2552 Programmable macro logic PML Programmable Logic Devices FEA TURES PROPAGATION DELAYS • Full connectivity • Delay per internal NAND gate


    OCR Scan     		PML2552 50MHz PML2552 cust247-5700 P68CC 15908C* 15908D 40-pin AS-68-40-04P-6 PML2552KA PDF