Untitled
Abstract: No abstract text available
Text: Package outline TFBGA176: plastic thin fine-pitch ball grid array package; 176 balls; body 6 x 15 x 0.7 mm B D SOT932-1 A ball A1 index area E A2 A A1 detail X e1 1/2 e e C ∅v ∅w b AB AA Y W V U T R P N M L K J H G F E D C B A M y y1 C C A B C M e e2 1/2 e
|
Original
|
PDF
|
TFBGA176:
OT932-1
MO-246
|
Untitled
Abstract: No abstract text available
Text: JEITA Package Code P-TFBGA176-8x8-0.50 RENESAS Code PTBG0176KA-A Previous Code TBP-176BV MASS[Typ.] 0.11g D w S B E w S A x4 v y1 S y A1 A S S e A Z D Reference Symbol e R P N Dimension in Millimeters Min Nom D 8.0 E 8.0 Max v 0.15 w 0.20 J A 1.2 H A1 M L
|
Original
|
PDF
|
P-TFBGA176-8x8-0
PTBG0176KA-A
TBP-176BV
|
TTBG0176GA-A
Abstract: No abstract text available
Text: JEITA Package Code T-TFBGA176-13x13-0.80 RENESAS Code TTBG0176GA-A Previous Code TBP-176A/TBP-176AV MASS[Typ.] 0.33g D w S B E w S A x4 v y1 S y A1 A S S ZD e A e R P N M Reference Symbol L B K Dimension in Millimeters Min Nom D 13.00 H E 13.00 G v J F Max
|
Original
|
PDF
|
T-TFBGA176-13x13-0
TTBG0176GA-A
TBP-176A/TBP-176AV
TTBG0176GA-A
|
SSTUA32864
Abstract: SSTUA32866
Text: SSTUG32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-1G RDIMM applications Rev. 01 — 23 April 2007 Product data sheet 1. General description The SSTUG32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUG32868
28-bit
SSTUG32868
14-bit
SSTUA32864
SSTUA32866
|
DDR2-800
Abstract: SSTUA32864 SSTUA32866 E6G3
Text: SSTUM32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 02 — 2 March 2007 Product data sheet 1. General description The SSTUM32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUM32868
28-bit
DDR2-800
SSTUM32868
14-bit
SSTUA32864
SSTUA32866
E6G3
|
STM32F429N
Abstract: STM32F429Ni
Text: STM32F427xx STM32F429xx ARM Cortex-M4 32b MCU+FPU, 225DMIPS, up to 2MB Flash/256+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 comm. interfaces, camera & LCD-TFT Datasheet - production data Features &"'! • Core: ARM 32-bit Cortex®-M4 CPU with FPU,
|
Original
|
PDF
|
STM32F427xx
STM32F429xx
225DMIPS,
Flash/256
32-bit
64-KB
DocID024030
STM32F429N
STM32F429Ni
|
Untitled
Abstract: No abstract text available
Text: STM32F437xx STM32F439xx ARM Cortex-M4 32b MCU+FPU, 225DMIPS, up to 2MB Flash/256+4KB RAM, crypto, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 comm. interfaces, camera&LCD-TFT Datasheet - production data Features &"'! • Core: ARM 32-bit Cortex®-M4 CPU with FPU,
|
Original
|
PDF
|
STM32F437xx
STM32F439xx
225DMIPS,
Flash/256
32-bit
64-KB
DocID024244
|
Untitled
Abstract: No abstract text available
Text: SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 04 — 22 April 2010 Product data sheet 1. General description The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUB32868
28-bit
DDR2-800
SSTUB32868
14-bit
|
DDR2 SSTL class
Abstract: SSTL_18 DDR1-400 DDR2 SDRAM with SSTL_18 interface TVSOP-48 SSTL-18 PCK2059 SSTV16857 DDR200 hp SSTU32866
Text: Memory interfaces Support logic for memory modules and other memory subsystems Portfolio overview PC100 to PC133 • AVC, ALVC, AVCM, and ALVCH series registered drivers • PCK2509 and PCK2510 series PLL clock buffers DDR200 to DDR266 • SSTV and SSTL series registered drivers
|
Original
|
PDF
|
PC100
PC133
PCK2509
PCK2510
DDR200
DDR266
DDR333
DDR400
PCKVF857
DDR2-400
DDR2 SSTL class
SSTL_18
DDR1-400
DDR2 SDRAM with SSTL_18 interface
TVSOP-48
SSTL-18
PCK2059
SSTV16857
hp SSTU32866
|
Q22x
Abstract: Q5A H7
Text: SSTUM32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 01 — 12 September 2006 Product data sheet 1. General description The SSTUM32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUM32868
28-bit
DDR2-800
SSTUM32868
14-bit
Q22x
Q5A H7
|
SMD capacitor aa4 aa5
Abstract: J2 Q24A B sot932 Q5A H7 TFBGA176
Text: SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 02 — 12 September 2006 Product data sheet 1. General description The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUB32868
28-bit
DDR2-800
SSTUB32868
14-bit
SMD capacitor aa4 aa5
J2 Q24A B
sot932
Q5A H7
TFBGA176
|
AA7 smd diode
Abstract: J2 Q24A B Q22x data sheet for all smd components diode smd m7 DDR2-800 SSTUA32864 SSTUA32866 Q20x SMD capacitor aa4 aa5
Text: SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 04 — 22 April 2010 Product data sheet 1. General description The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUB32868
28-bit
DDR2-800
SSTUB32868
14-bit
AA7 smd diode
J2 Q24A B
Q22x
data sheet for all smd components
diode smd m7
SSTUA32864
SSTUA32866
Q20x
SMD capacitor aa4 aa5
|
silego
Abstract: Silego Technology DDR2-800 buffer marking code D22 q28b SILEGO q27b Q24A Q17B
Text: SLGSSTUB32868 DDR2 Configurable Registered Buffer With Parity Applications: • DDR2-800 memory modules • 28-bit, 1:2 registered buffer with parity • 1.8V data registers Features: • Supports High Density DDR2 Modules • Standard, High and Low Drive Versions
|
Original
|
PDF
|
SLGSSTUB32868
DDR2-800
28-bit,
420MHz
176-BGA
SLGSSTUB32868
silego
Silego Technology
buffer marking code D22
q28b
SILEGO q27b
Q24A
Q17B
|
Untitled
Abstract: No abstract text available
Text: SSTUM32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 02 — 2 March 2007 Product data sheet 1. General description The SSTUM32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUM32868
28-bit
DDR2-800
SSTUM32868
14-bit
|
|
|
DDR2-800
Abstract: SSTUA32864 SSTUA32866 D12-D17
Text: SSTUB32868 1.8 V 28-bit 1 : 2 configurable registered buffer with parity for DDR2-800 RDIMM applications Rev. 03 — 7 March 2007 Product data sheet 1. General description The SSTUB32868 is a 1.8 V 28-bit 1 : 2 register specifically designed for use on two rank
|
Original
|
PDF
|
SSTUB32868
28-bit
DDR2-800
SSTUB32868
14-bit
SSTUA32864
SSTUA32866
D12-D17
|
qualcomm msm 8255
Abstract: lm089hb1t04 GW 5819 DIODE IR3E11M1 IRM053U7 BS2F7VZ0165 lr36b11 LQ065T9DZ03 SHARP LM089HB1T04 LM081
Text: ✲_❄on❏❆n❏•.❇m ✷❂❈❆ ✣ ✳❍❊❅❂❖, J❑l❖ ✥✣, ✥✣✣✪ ✦:✤✬ ✷M CONTENTS Advanced Measures for Environmental Conservation as Management Policy. PACKAGES
|
Original
|
PDF
|
A7887
JQA-QM3776
JQA-QMA11778
JQA-QM8688
qualcomm msm 8255
lm089hb1t04
GW 5819 DIODE
IR3E11M1
IRM053U7
BS2F7VZ0165
lr36b11
LQ065T9DZ03
SHARP LM089HB1T04
LM081
|
ML86V8101
Abstract: ML610Q794G ML7147 ML610Q488 ML98 ML7138 ML7247-001
Text: Notes 1 The information contained in this document is provided as of october,2013. 2) The information contained herein is subject to change without notice. Before you use our Products, please contact our sales representative as listed below) and verify the
|
Original
|
PDF
|
HUN-1119
ML86V8101
ML610Q794G
ML7147
ML610Q488
ML98
ML7138
ML7247-001
|
SENSOR MARKING CODEBOOK
Abstract: No abstract text available
Text: STM32F756xx ARM -based Cortex®-M7 32b MCU+FPU, 428DMIPS, up to 1MB Flash/320+16+ 4KB RAM, crypto, USB OTG HS/FS, ethernet, 18 TIMs, 3 ADCs, 25 com itf, cam & LCD Data brief Features • • • • • • • • • • • &"'! Core: ARM® 32-bit Cortex®-M7 CPU with FPU,
|
Original
|
PDF
|
STM32F756xx
428DMIPS,
Flash/320
32-bit
320KB
DocID026379
SENSOR MARKING CODEBOOK
|