Untitled
Abstract: No abstract text available
Text: * LOW POWER HEX TTL-to-ECL TRANSLATOR SYNERGY SY100S324 SEMICONDUCTOR FEATURES DESCRIPTION The SY100S324 is a hex translator designed to convert TTL logic levels to 100K ECL levels. The inputs are TTL compatible with differential outputs that can either be
|
OCR Scan
|
SY100S324
SY100S324
SY100S324DC
D24-1
SY100S324FC
F24-1
100S324JC
J28-1
SY100S324JCTR
|
PDF
|
DALE crystal 16Mhz
Abstract: SY89429A SY89429AJC
Text: * Clockworks PRELIMINARY SY89429A FREQUENCY SYNTHESIZER SYNERGY SEMICONDUCTOR DESCRIPTION FEATURES • ■ ■ ■ ■ ■ ■ 25 to 400MHz differential PECL outputs 10ps rms max. jitter Minimal frequency over-shoot Synthesized architecture Serial 3 wire interface
|
OCR Scan
|
SY89429A
400MHz
SY89429A
800MHz.
S0Q13Ã
SY89429AJC
J28-1
SY89429A2C
Z28-1
DALE crystal 16Mhz
|
PDF
|
SY2BP
Abstract: SY2BP00
Text: *SYNERGY UNIVERSAL SYSTEM ELEMENT USE SEMICONDUCTOR FEATURES SY2BP00 DESCRIPTION Highest density logic via unique 6-transistor cell: + greatest functionality per unit area + shortest propagation delays 2,184 core cells yield up to 3,640 routeable (equivalent) gates or 242 0-type flip-flops
|
OCR Scan
|
SY2BP00
SY2BP00
T0Q13A1
0D0Q514
SY2BP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: * SO NET/S DH/ATM O C - 1 2 C L O C K R E C O V E R IN G T R A N S C E IV E R SYNERGY SEMICONDUCTOR FEATURES sy m ti2 DESCRIPTION • A complete SONET/SDH Transmitter & Receiver ■ Complies with Bellcore, CCITT and ANSI Specifications ■ Two on-chip PLLs: One for clock generation &
|
OCR Scan
|
44MHz
84MHz
100-pln
SY69712
SY69712
R100-2)
|
PDF
|