Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    STATIC SRAM SINGLE PORT Search Results

    STATIC SRAM SINGLE PORT Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DF2B5M4ASL Toshiba Electronic Devices & Storage Corporation TVS Diode (ESD Protection Diode), Bidirectional, +/-3.6 V, SOD-962 (SL2) Visit Toshiba Electronic Devices & Storage Corporation
    DF2B6M4ASL Toshiba Electronic Devices & Storage Corporation TVS Diode (ESD Protection Diode), Bidirectional, +/-5.5 V, SOD-962 (SL2) Visit Toshiba Electronic Devices & Storage Corporation
    DF2B5PCT Toshiba Electronic Devices & Storage Corporation TVS Diode (ESD Protection Diode), Bidirectional, +/-3.6 V, SOD-882 (CST2) Visit Toshiba Electronic Devices & Storage Corporation
    DF2B7PCT Toshiba Electronic Devices & Storage Corporation TVS Diode (ESD Protection Diode), Bidirectional, +/-5.5 V, SOD-882 (CST2) Visit Toshiba Electronic Devices & Storage Corporation
    FO-9LPBMTRJ00-001 Amphenol Cables on Demand Amphenol FO-9LPBMTRJ00-001 MT-RJ Connector Loopback Cable: Single-Mode 9/125 Fiber Optic Port Testing .1m Datasheet

    STATIC SRAM SINGLE PORT Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    7133 A-1

    Abstract: AN-91 IDT7024 8K RAM 71421
    Text: THE MOST COMMONLY ASKED QUESTIONS ABOUT ASYNCHRONOUS DUAL-PORT SRAMS APPLICATION NOTE AN-91 By Mark Baumann and Cheryl Brennan What is a dual-port SRAM? A dual -port SRAM is exactly what it sounds like. It is a single static SRAM array accessed by two sets of address, data, and control signals.


    Original
    PDF AN-91 7133 A-1 AN-91 IDT7024 8K RAM 71421

    7134

    Abstract: DUAL-PORT STATIC RAM AN-91 IDT7024 low power asynchronous SRAM 64KX8 3.3V 1Kx8 static ram 71421
    Text: THE MOST COMMONLY ASKED QUESTIONS ABOUT ASYNCHRONOUS DUAL-PORT SRAMS APPLICATION NOTE AN-91 By Mark Baumann and Cheryl Brennan What is a dual-port SRAM? A dual -port SRAM is exactly what it sounds like. It is a single static SRAM array accessed by two sets of address, data, and control signals.


    Original
    PDF AN-91 7134 DUAL-PORT STATIC RAM AN-91 IDT7024 low power asynchronous SRAM 64KX8 3.3V 1Kx8 static ram 71421

    BF208

    Abstract: 70V3379 70V9079 70V9089 70V9099 70V9189 70V9199 70V9269 70V9279 70V9289
    Text: THE MOST COMMONLY ASKED QUESTIONS ABOUT SYNCHRONOUS DUAL-PORT SRAMS APPLICATION NOTE AN-254 By Cheryl Brennan What is a dual-port? A dual-port SRAM is a single static RAM array with two sets of address, data, and control signals typically left and right for accessing that array.


    Original
    PDF AN-254 BF208 70V3379 70V9079 70V9089 70V9099 70V9189 70V9199 70V9269 70V9279 70V9289

    64Kx8 dual-port CMOS RAM

    Abstract: 64Kx8 CMOS RAM BF208 fast sram 100mhz BC256 70V3379 70V9079 70V9089 70V9099 70V9189
    Text: THE MOST COMMONLY ASKED QUESTIONS ABOUT SYNCHRONOUS DUAL-PORT SRAMS APPLICATION NOTE AN-254 By Cheryl Brennan What is a dual-port? A dual-port SRAM is a single static RAM array with two sets of address, data, and control signals typically left and right for accessing that array.


    Original
    PDF AN-254 64Kx8 dual-port CMOS RAM 64Kx8 CMOS RAM BF208 fast sram 100mhz BC256 70V3379 70V9079 70V9089 70V9099 70V9189

    NVSRAM

    Abstract: PDIP32 U632H64 U634H256
    Text: Product Summary nvSRAM nvSRAM: SRAM and EEPROM within a single Chip Author: Dr. Stefan Günther Dr. Steffen Buschbeck Heiko Roeper Powerful processor systems which place high demands on reliability require optimum data storage systems. The nvSRAM non-volatile Static Random Access Memory now available


    Original
    PDF

    WS6264LLP

    Abstract: WS6264 WS6264LLFP WS6264LLFPI WS6264LLPI
    Text: Very Low Power/Voltage CMOS SRAM WS6264 8K-Word By 8 Bit GENERAL DESCRIPTION The WS6264 is a high performance, high speed and super low power CMOS Static Random Access Memory organized as 8,192 words by 8bits and operates from a single 4.5V to 5.5V supply voltage.


    Original
    PDF WS6264 WS6264 28-pin WS6264LLP WS6264LLFP WS6264LLFPI WS6264LLPI

    SOP-330mil

    Abstract: WS6264LLP WS6264 WS6264LLFP WS6264LLFPI WS6264LLPI 8407 28-pin
    Text: High Speed Super Low Power SRAM WS6264 8K-Word By 8 Bit GENERAL DESCRIPTION The WS6264 is a high performance, high speed and super low power CMOS Static Random Access Memory organized as 8,192 words by 8bits and operates from a single 4.5V to 5.5V supply voltage.


    Original
    PDF WS6264 WS6264 28-pin SOP-330mil WS6264LLP WS6264LLFP WS6264LLFPI WS6264LLPI 8407 28-pin

    AN-253

    Abstract: PC-to-TMS320 AN-120 AN-254 AN-42 AN-91 IDT70825 4866 an-255-dual-port sequential MEMORY line
    Text: INTRODUCTION TO MULTI-PORT MEMORIES APPLICATION NOTE AN-253 By Cheryl Brennan What is a multi-port SRAM? high impedance pull-up resistors to provide the proper circuit biasing. Figure 2 depicts the configuration of IDT’s dual-port SRAM cell. This canbe described as a standard four transistor memory cell with two additional


    Original
    PDF AN-253 AN-68--Dual-port PC-to-TMS320 AN-70--Dual-port AN-91--The AN-120--Functional IDT70825 AN-144--Synchronous AN-253--Introduction AN-254--The AN-253 AN-120 AN-254 AN-42 AN-91 4866 an-255-dual-port sequential MEMORY line

    SRAM 6116

    Abstract: static SRAM single port 4866 AN253 DUAL-PORT STATIC RAM 254 memory 6116 sram SRAM static single port TRANSISTOR AN-14 AN-120
    Text: APPLICATION NOTE AN-253 INTRODUCTION TO MULTI-PORT MEMORIES By Cheryl Brennan What is a multi-port SRAM? high impedance pull-up resistors to provide the proper circuit biasing. Figure 2 depicts the configuration of IDT’s dual-port SRAM cell. This canbe described as a standard four transistor memory cell with two additional


    Original
    PDF AN-253 AN-68--Dual-port PC-to-TMS320 AN-70--Dual-port AN-91--The AN-120--Functional IDT70825 AN-144--Synchronous AN-253--Introduction AN-254--The SRAM 6116 static SRAM single port 4866 AN253 DUAL-PORT STATIC RAM 254 memory 6116 sram SRAM static single port TRANSISTOR AN-14 AN-120

    M68HC16

    Abstract: MPC505
    Text: MOTOROLA Order this document by MPC505ADI/D SEMICONDUCTOR ADVANCE INFORMATION MPC505 Advance Information PowerPC MPC505 RISC Microcontroller The MPC505 is the first implementation of a family of reduced instruction set computer RISC microcontrollers based on the PowerPC ArchitectureTM. The MPC505 implements the 32-bit portion


    Original
    PDF MPC505ADI/D MPC505 MPC505 32-bit M68HC16

    M68HC16

    Abstract: MPC505 rohs-compliant debug king
    Text: Freescale Semiconductor, Inc. Order this document by MPC505ADI/D MPC505 Advance Information Freescale Semiconductor, Inc. PowerPC MPC505 RISC Microcontroller The MPC505 is the first implementation of a family of reduced instruction set computer RISC microcontrollers based on the PowerPC ArchitectureTM. The MPC505 implements the 32-bit portion


    Original
    PDF MPC505ADI/D MPC505 MPC505 32-bit M68HC16 rohs-compliant debug king

    Untitled

    Abstract: No abstract text available
    Text: Advance Information IDT71T6480H 9Mb Pipelined QDR SRAM Burst of 4 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Description 9Mb Density 512K x 18 Separate Independent Read and Write Data Ports — Supports concurrent transactions


    Original
    PDF IDT71T6480H x4033

    S100

    Abstract: S133 S166 IDT71T6480H 71T6480H
    Text: Advance Information IDT71T6480H 9Mb Pipelined QDR SRAM Burst of 4 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Description 9Mb Density 512K x 18 Separate Independent Read and Write Data Ports — Supports concurrent transactions


    Original
    PDF IDT71T6480H x4033 S100 S133 S166 IDT71T6480H 71T6480H

    71T6280H

    Abstract: No abstract text available
    Text: Advance Information IDT71T6280H 9Mb Pipelined QDR SRAM Burst of 2 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Description 9Mb Density 512Kx18 Separate Independent Read and Write Data Ports — Supports concurrent transactions


    Original
    PDF IDT71T6280H 512Kx18) 333MHz 166MHz 333MHz) curren00 IDT71T6280H, 18-Bit) 71T6280H

    IDT71T62805

    Abstract: S100 S133 S166
    Text: Advance Information IDT71T62805 9Mb Pipelined QDR SRAM Burst of 2 Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ Description 9Mb Density 512Kx18 Separate Independent Read and Write Data Ports — Supports concurrent transactions


    Original
    PDF IDT71T62805 512Kx18) 333MHz 166MHz 333MHz) BQ165 x4033 IDT71T62805 S100 S133 S166

    how dsp is used in radar

    Abstract: Pal programming idt7134 IDT71342 TMS320 TMS320C30 74ALS521 semaphores PC-TO-TMS320
    Text: DUAL-PORT SRAM SIMPLIFIES PC-TO-TMS320 INTERFACE APPLICATION NOTE AN-68 by Jim Handy, Barry Seidner and Jon Bradley This application note describes a “no hassles” interface between the IBM PC-style backplane and a TMS320C30 DSP chip via an IDT dualport static RAM. The interface provides an extremely simple means of


    Original
    PDF PC-TO-TMS320 AN-68 TMS320C30 TMS320 how dsp is used in radar Pal programming idt7134 IDT71342 74ALS521 semaphores

    IDT71342

    Abstract: idt7134 TMS320 TMS320C30
    Text: DUAL-PORT SRAM SIMPLIFIES PC-TO-TMS320 INTERFACE APPLICATION NOTE AN-68 by Jim Handy, Barry Seidner and Jon Bradley This application note describes a “no hassles” interface between the IBM PC-style backplane and a TMS320C30 DSP chip via an IDT dualport static RAM. The interface provides an extremely simple means of


    Original
    PDF PC-TO-TMS320 AN-68 TMS320C30 TMS320 IDT71342 idt7134

    f4171

    Abstract: idt7134 PC-to-TMS320 IDT71342 TMS320 TMS320C30 TMS320 connected inverter BA031 74als521
    Text: DUAL-PORT SRAM SIMPLIFYS PC-TO-TMS320 INTERFACE APPLICATION NOTE AN-68 Integrated Device Technology, Inc. by Jim Handy & Barry Seidner - Integrated Device Technology, Inc. Jon Bradley - Texas Instruments, Inc. RAM would be used to store code which would be debugged


    Original
    PDF PC-TO-TMS320 AN-68 33MHz) TMS320 f4171 idt7134 IDT71342 TMS320C30 TMS320 connected inverter BA031 74als521

    charger NiMh 4 ch

    Abstract: clock ic dip pack bq20xx soic 28 lead acid battery charger module gas gauge "lead acid" BQ2002* NiMH charger application note bq4013 BQ4025
    Text: Nonvolatile SRAM s Benchmarq’s nonvolatile static random-access memories NVSRAMs integrate—in a single-DIP package—extremely low standby power SRAM, nonvolatile control circuitry, and a long-life lithium cell. The NVSRAMs combine secure nonvolatility (more than 10 years in the


    OCR Scan
    PDF bq40l0 bq40lI bq4013 bq40I4 bq4024 bq4015 bq4025 bq4115 bq40l6 bq4017 charger NiMh 4 ch clock ic dip pack bq20xx soic 28 lead acid battery charger module gas gauge "lead acid" BQ2002* NiMH charger application note

    Untitled

    Abstract: No abstract text available
    Text: MOSEL MS6M8512 • 4Mb SRAM module compatible with JEDEC standard pinout for 512k x 8 SRAM • Available in 70/85/100 ns access times • Fully static operation • All inputs and outputs directly TTL compatible • Three state outputs • Single 5V power supply


    OCR Scan
    PDF MS6M8512 MS6M8512 B512L-70PC 8512L-70BC 8512L-85PC 8512L-85BC 0512L-1OPC 8512L-1OBC PID041B

    KM6164000B

    Abstract: KM6164000BLI-L KM6164000BL-L KM6164000BLT-5L KM6164000BLT-7L
    Text: KM6164000B Family CMOS SRAM 256Kx16 bit Low Power CMOS Static RAM FEATURES GENERAL DESCRIPTION Process Technology : 0.4* • CMOS Organization : 256Kx16 Power Supply Voltage : Single 5V •• 10% Low Data Retention Voltage : 2V Min Three state output and TTL Compatible


    OCR Scan
    PDF KM6164000B 256Kx16 256Kx16 44-TSOP KM616V4000B KM6164000BLI-L KM6164000BL-L KM6164000BLT-5L KM6164000BLT-7L

    Untitled

    Abstract: No abstract text available
    Text: KM6164000B Family CMOS SRAM 256Kx16 bit Low Power CMOS Static RAM FEATURES GENERAL DESCRIPTION The KM616V4000B family is fabricated by SAMSUNG'S Process Technology : 0.4* • CMOS Organization : 256Kx16 Power Supply Voltage : Single 5V •• 10% Low Data Retention Voltage : 2V Min


    OCR Scan
    PDF KM6164000B 256Kx16 KM616V4000B 256Kx16 44-TSOP Operat164000B

    km681000clg-7l

    Abstract: KM681000CLP-7 KM681000CLT-5L KM681000CLP-7L KM681000CLG KM681000C
    Text: KM681000C Family CMOS SRAM 128K x8 bit Low Power CMOS Static RAM FEATURES G ENERAL DESCRIPTION • Process Technology: Q.4ftm C M O S • Organization: 128Kx8 • Power Supply Voltage : Single 5.0V±1Q% • Low Data Retention Voltage : 2V Mln • three state output and TTL Compatible


    OCR Scan
    PDF KM681000C 128Kx8 32-DIP-600, 32-SOP-52S, 32-TSOP1-0820F/R KM681000CL KM6B1000CL-L KM681000CLI km681000clg-7l KM681000CLP-7 KM681000CLT-5L KM681000CLP-7L KM681000CLG

    mb8441

    Abstract: MB8441-45 F6401
    Text: September 1990 Edition 1.0 FUJITSU DATA SHEET MB8441-45/-55 CMOS 64K-BIT DUAL PORT SRAM 8K X 8 Bits CMOS Dual Port Static Random Access Memory The Fujitsu MB8441 is a dual-port high-performance static random access memory SRAM organized as 0,192 words x 8 bits and fabricated using CMOS technology.


    OCR Scan
    PDF MB8441-45/-55 64K-BIT MB8441 MB8441-45 MB8441-55 FPT-64P-M 64-LEAD F6401