Untitled
Abstract: No abstract text available
Text: H* ^ 7 S G S -T H O M S O N M ST81E08 8K ROM HCMOS MICROCONTROLLER A D VA N C ED DATA HARDW ARE HCMOS TECHNOLOGY EMULATION OF ST8108 ON-CHIP OSCILLATOR MASK OPTION RC OR XTAL POWER SAVING WAIT, HALT AND DATA RETENTION MODES. FULLY STATIC OPERATION. 7744 BYTES OF USER EPROM
|
OCR Scan
|
PDF
|
ST81E08
ST8108
|
LT 9228
Abstract: st8108 TIMER ST8
Text: % 2 AP K 7 rz ^ 7 # 1993 S G S -T H O M S O N M U lOTOœ S M ST8 FAMILY INTRODUCTION TO ST8 FAMILY ST8CONCEPT ST8 is defined as a family of high performance, low cost HCMOS 8 bit microcontrollers, using a modular block architecture design. The ST8 concept is the association of an easy-touse, powerful, high-speed 8 bit core with a library of
|
OCR Scan
|
PDF
|
|
gi 9224
Abstract: LT 9228 GI 9236 922e sm3d A6 813 ST8004C ST8004
Text: APR S 2 19M SGS-THOMSON ST8004 I1LC 4K ROM HCMOS MICROCONTROLLER ADVANCED DATA HARDW ARE • HCMOS TECHNOLOGY. ■ 8 BIT CORE & ARCHITECTURE. ■ POWER SAVING WAIT, HALT AND RAM RETENTION MODES. ■ 4156 BYTES O F USER ROM. ■ 176 BYTES OF RAM. ■ 24 BI-DIRECTIONNAL I/O LINES.
|
OCR Scan
|
PDF
|
ST8004
gi 9224
LT 9228
GI 9236
922e
sm3d
A6 813
ST8004C
ST8004
|
IC JRC 2112
Abstract: LT 9228 ST8002B 5922D jrc 2112 st8108 ST8002 2112 jrc 5922e
Text: APR a 2 1993 SGS-THOMSON S i, ST8002 m 2K ROM HCMOS MICROCONTROLLER ADVANCED DATA HARDW ARE • HCM O S TECHNOLOGY. ■ 8 BIT CORE & ARCHITECTURE. ■ POWER SAVING WAIT, HALT AND RAM RETENTION MODES. ■ 2112 BYTES O F USER RQM. ■ 128 BYTES O F RAM. ■ 20 BI-DIRECTIONNAL I/O LINES.
|
OCR Scan
|
PDF
|
ST8002
IC JRC 2112
LT 9228
ST8002B
5922D
jrc 2112
st8108
ST8002
2112 jrc
5922e
|