Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SSTL182 Search Results

    SSTL182 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    LCMXO2-1200HC-4TG100C

    Abstract: LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC
    Text: MachXO2 Family Handbook HB1010 Version 01.0, November 2010 MachXO2 Family Handbook Table of Contents November 2010 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 LCMXO2-1200HC-4TG100C LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC

    prbs pattern generator using vhdl

    Abstract: BUT16
    Text: LatticeECP2/M Family Handbook HB1003 Version 04.9, April 2011 LatticeECP2/M Family Handbook Table of Contents April 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1003 TN1113 TN1149 TN1102 TN1103 TN1105 TN1107 TN1108 TN1109 TN1124 prbs pattern generator using vhdl BUT16

    vhdl code for I2C WISHBONE interface

    Abstract: No abstract text available
    Text: MachXO2 Family Handbook HB1010 Version 02.8, August 2012 MachXO2 Family Handbook Table of Contents August 2012 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 TN1206 TN1205 TN1200, TN1199 TN1204 TN1246 vhdl code for I2C WISHBONE interface

    lattice MachXO2 Pinouts files

    Abstract: MachXO2-4000 vhdl code for I2C WISHBONE interface
    Text: MachXO2 Family Handbook HB1010 Version 03.5, October 2012 MachXO2 Family Handbook Table of Contents October 2012 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 TN1199 TN1208, TN1206 TN1204 TN1208 TN1205 lattice MachXO2 Pinouts files MachXO2-4000 vhdl code for I2C WISHBONE interface

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 Family Handbook HB1010 Version 03.8, May 2013 MachXO2 Family Handbook Table of Contents May 2013 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 TN1204 TN1208 TN1205 TN1246 TN1198 TN1206 TN1202 TN1203

    lattice MachXO2 Pinouts files

    Abstract: vhdl code for I2C WISHBONE interface HC-49/vhdl code for lpddr
    Text: MachXO2 Family Handbook HB1010 Version 03.3, September 2012 MachXO2 Family Handbook Table of Contents September 2012 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 N1246 TN1204 TN1246 TN1199 TN1208, TN1206 lattice MachXO2 Pinouts files vhdl code for I2C WISHBONE interface HC-49/vhdl code for lpddr

    sgmii switch

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.5, November 2009 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 Features Pre-Engineered Source Synchronous I/O • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original
    PDF DS1006 DS1006 200MHz) 266MHz) LFE2M50, LFE2M70 LFE2M100 LFE2M20E/SE LFE2M35E/SE sgmii switch

    DSP2-15ECP2-50

    Abstract: 3.125G ECP2M BIT 31936 ECP2-12 ECP2M-50 ECP2M50 mip 290
    Text: DS1006ver3.4-J Jan. 2009 LatticeECP2/M ファミリ・データシート DS1006 Version 03.4, Jan. 2009 DISCLAIMER Translation of Lattice materials into languages other than English is intended as a convenience for our non-English reading customers. Although we attempt to provide


    Original
    PDF DS1006ver3 DS1006 TN1159 ECP2-70EBRECP2M100I/O 2-14LVCMOS33DDS25E ECP2M50/70/100GPLL/SPLL DSP2-15ECP2-50 3.125G ECP2M BIT 31936 ECP2-12 ECP2M-50 ECP2M50 mip 290

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 Family Handbook HB1010 Version 02.7, July 2012 MachXO2 Family Handbook Table of Contents July 2012 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 TN1200 TN1206 TN1205 TN1200, TN1199 TN1204 TN1246

    IDT DATECODE MARKINGS

    Abstract: vhdl code for radix-4 fft B14 diode on semiconductor lfe2m35e7fn484c QD004 BUT16
    Text: LatticeECP2/M Family Handbook HB1003 Version 04.6, May 2010 LatticeECP2/M Family Handbook Table of Contents May 2010 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1003 TN1103 TN1105 TN1106 TN1113 TN1124 TN1149 IDT DATECODE MARKINGS vhdl code for radix-4 fft B14 diode on semiconductor lfe2m35e7fn484c QD004 BUT16

    sgmii specification ieee

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.8, April 2011 LatticeECP2/M Family Data Sheet Introduction July 2010 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original
    PDF DS1006 DS1006 200MHz) 266MHz) LFE2-12E/SE LFE-20/SE sgmii specification ieee

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 Family Handbook HB1010 Version 02.5, May 2012 MachXO2 Family Handbook Table of Contents May 2012 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 TN1203 TN1201 TN1199 TN1204 TN1207 TN1200 TN1206 TN1205 TN1200,

    PL62A

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 04.1, September 2013 LatticeECP2/M Family Data Sheet Introduction July 2012 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original
    PDF DS1006 DS1006 200MHz) 266MHz) PL62A

    Untitled

    Abstract: No abstract text available
    Text: MachXO2 Family Handbook HB1010 Version 02.6, June 2012 MachXO2 Family Handbook Table of Contents June 2012 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 TN1204 TN1207 TN1200 TN1206 TN1205 TN1200, TN1199

    c 4161

    Abstract: LFE2M100E TQFP-208 0245 LFE2-12E-5TN144C PB50B TN144 PL90 LFE2-20E-6F484C PR66A LFE2M35E-7FN484C
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.6, March 2010 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original
    PDF DS1006 DS1006 200MHz) 266MHz) LFE2M20E/SE LFE2M35E/SE LFE2M50E/SE LFE2M70E/SE LFE2M100E/SE LFE2-12E/SE c 4161 LFE2M100E TQFP-208 0245 LFE2-12E-5TN144C PB50B TN144 PL90 LFE2-20E-6F484C PR66A LFE2M35E-7FN484C

    pj 48 diode

    Abstract: BUT16 LD48
    Text: LatticeECP2/M Family Handbook HB1003 Version 05.1, September 2011 LatticeECP2/M Family Handbook Table of Contents September 2011 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1003 TN1105 TN1107 TN1108 TN1109 TN1124 TN1102 TN1104 pj 48 diode BUT16 LD48

    grid tie inverter schematic

    Abstract: LFE2-20E-6F256 QD004 BUT16
    Text: LatticeECP2/M Family Handbook HB1003 Version 04.7, June 2010 LatticeECP2/M Family Handbook Table of Contents June 2010 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1003 TN1113 TN1124 TN1149 TN1102 TN1103 TN1105 TN1107 TN1108 grid tie inverter schematic LFE2-20E-6F256 QD004 BUT16

    LCMX02

    Abstract: LCMXO2-4000 LCMX02 1200 LCMX02-2000 LCMXO2-7000HC-4TG144 HB1010 LCMXO2-1200HC-4MG132C LCMXO2 verilog HDL program to generate PWM XO2-640
    Text: MachXO2 Family Handbook HB1010 Version 01.9, September 2011 MachXO2 Family Handbook Table of Contents September 2011 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 TN1204 TN1205 TN1199 LCMX02 LCMXO2-4000 LCMX02 1200 LCMX02-2000 LCMXO2-7000HC-4TG144 LCMXO2-1200HC-4MG132C LCMXO2 verilog HDL program to generate PWM XO2-640

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 04.0, June 2013 LatticeECP2/M Family Data Sheet Introduction July 2012 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original
    PDF DS1006 DS1006 200MHz) 266MHz)

    lattice MachXO2 Pinouts files

    Abstract: MACHXO2 7000 pinout file MACHXO2 1200 pinout file MachXO2-4000
    Text: MachXO2 Family Handbook HB1010 Version 03.7, February 2013 MachXO2 Family Handbook Table of Contents February 2013 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1010 TN1204 TN1199 TN1208 TN1205 TN1246 TN1198 TN1206 lattice MachXO2 Pinouts files MACHXO2 7000 pinout file MACHXO2 1200 pinout file MachXO2-4000

    MachXO2-1200

    Abstract: MachXO2-256 BLVDS-25 MACHXO2 MachXO2-4000 TN1203 LVCMOS18D LVCMOS15 LVCMOS25 LVCMOS25D
    Text: MachXO2 sysIO Usage Guide November 2010 Advance Technical Note TN1202 Introduction The MachXO2 PLD family sysIO™ buffers are designed to meet the needs of flexible I/O standards in today’s fast-paced design world. The supported I/O standards range from single-ended I/O standards to differential I/O


    Original
    PDF TN1202 MachXO2-1200 MachXO2-256 BLVDS-25 MACHXO2 MachXO2-4000 TN1203 LVCMOS18D LVCMOS15 LVCMOS25 LVCMOS25D

    lfe2m35se

    Abstract: c 4161 10Gb Ethernet PCS Core CHN 816 PICMG 3.5 verilog code for GPS correlator chn 622 circuit drawing for PLC for reed 500 ton injection diode din 4147 h128 transistor datasheet
    Text: LatticeECP2/M Family Handbook HB1003 Version 04.8, July 2010 LatticeECP2/M Family Handbook Table of Contents July 2010 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1003 TN1113 TN1149 TN1102 TN1103 TN1105 TN1107 TN1108 TN1109 TN1124 lfe2m35se c 4161 10Gb Ethernet PCS Core CHN 816 PICMG 3.5 verilog code for GPS correlator chn 622 circuit drawing for PLC for reed 500 ton injection diode din 4147 h128 transistor datasheet

    LFE2M50

    Abstract: lfe2m35se LFE2M50e LFE2M50E-5FN484C CAB14 LFE2M20E-5FN484i PR68A AN2913 1E23
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.7, July 2010 LatticeECP2/M Family Data Sheet Introduction July 2010 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original
    PDF DS1006 DS1006 200MHz) 266MHz) LFE-20E/SE, LFE2M50 lfe2m35se LFE2M50e LFE2M50E-5FN484C CAB14 LFE2M20E-5FN484i PR68A AN2913 1E23

    grid tie inverter schematic

    Abstract: st 4143 PJ 61 diode EM 257 BUT16
    Text: LatticeECP2/M Family Handbook HB1003 Version 05.3, February 2012 LatticeECP2/M Family Handbook Table of Contents February 2012 Section I. LatticeECP2/M Family Data Sheet Introduction Features . 1-1


    Original
    PDF HB1003 TN1109 TN1124 TN1102 TN1104 TN1108 TN1113 grid tie inverter schematic st 4143 PJ 61 diode EM 257 BUT16