Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    DS1006 Search Results

    SF Impression Pixel

    DS1006 Price and Stock

    ASSMANN WSW components GmbH H3DDS-1006G

    IDC CBL - HHKR10S/AE10G/HHKR10S
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey H3DDS-1006G Bulk 719 1
    • 1 $1.25
    • 10 $1.053
    • 100 $0.9456
    • 1000 $0.68769
    • 10000 $0.62322
    		Buy Now

    CW Industries C3DDS-1006M

    IDC CABLE - CKR10S/AE10M/CKR10S
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey C3DDS-1006M Bulk 1
    • 1 $6.29
    • 10 $5.683
    • 100 $4.9758
    • 1000 $3.6664
    • 10000 $3.48308
    		Buy Now

    CW Industries C3DDS-1006G

    IDC CABLE - CKR10S/AE10G/CKR10S
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey C3DDS-1006G Bulk 1
    • 1 $6.18
    • 10 $5.583
    • 100 $4.8887
    • 1000 $3.60224
    • 10000 $3.42212
    		Buy Now

    ASSMANN WSW components GmbH H3DDS-1006M

    IDC CBL - HHKR10S/AE10M/HHKR10S
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey H3DDS-1006M Bulk 1
    • 1 $1.38
    • 10 $1.165
    • 100 $1.0464
    • 1000 $0.76102
    • 10000 $0.68968
    		Buy Now

    Ningbo connfly electronic CO LTD DS1006-11-8-B

    Pin header; pin strips; male; PIN: 1; straight; 2.54mm; THT; 1x1
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME DS1006-11-8-B 1,390 10
    • 1 -
    • 10 $0.078
    • 100 $0.0456
    • 1000 $0.0319
    • 10000 $0.0182
    		Buy Now

    DS1006 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    417 847

    Abstract: No abstract text available
    Text: DS1006J_ver3.9 Jan. 2012 あ LatticeECP2/M ファミリ・データシート DS1006J Version 03.9, Jan. 2012 2012 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders.


    Original     		PDF DS1006J ECP2-70EBRECP2M100I/O 2-14LVCMOS33DDS25E ECP2M50/70/100GPLL/SPLL 417 847

    lfe2

    Abstract: PL25B
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.6, April 2007 LatticeECP2/M Family Data Sheet Introduction April 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) 256fpBGA 484-fpBGA ECP2M35E. 266MHz. 1152-fpBGA ECP2M70 lfe2 PL25B

    lfe2m35e7fn484c

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.7, July 2007 LatticeECP2/M Family Data Sheet Introduction July 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) 1152-fpBGA ECP2M70 ECP2M100. LatticeECP2M20 lfe2m35e7fn484c

    LFE2M35se

    Abstract: LFE2M50SE ECP2M lfe2m35se 7fn256c LFE2M20SE-5FN256C LFE2M20SE-6FN484C LFE2M70SE-5FN900C
    Text: LatticeECP2/M Family Data Sheet Introduction Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support – SPI4.2, SFI4 DDR Mode , XGMII – High Speed ADC/DAC devices


    Original     		PDF DS1006 200MHz) 266MHz) LFE2M50SE-6FN484C LFE2M50SE-7FN484C LFE2M70SE-5FN1152C LFE2M70SE-6FN1152C LFE2M70SE-7FN1152C LFE2M70SE-5FN900C LFE2M70SE-6FN900C LFE2M35se LFE2M50SE ECP2M lfe2m35se 7fn256c LFE2M20SE-5FN256C LFE2M20SE-6FN484C LFE2M70SE-5FN900C

    LFE2M20

    Abstract: LFE2M35se 672-BALL FN484 F1156
    Text: LatticeECP2/M Family Data Sheet Introduction Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support – SPI4.2, SFI4 DDR Mode , XGMII – High Speed ADC/DAC devices


    Original     		PDF DS1006 200MHz) 266MHz) LFE2M70SE-6FN1152I LFE2M70SE-5FN900I LFE2M70SE-6FN900I LFE2M100SE-5FN1152I LFE2M100SE-6FN1152I LFE2M100SE-5FN900I LFE2M100SE-6FN900I LFE2M20 LFE2M35se 672-BALL FN484 F1156

    DS1006

    Abstract: LFE2-50E-7FN484C LFE2-6E-5TN144I lfe2-6se-6fn256c LFE2-6E-6TN144C LFE2-6SE-6FN256 LFE2-50E-5FN672C LFE2-20E-6FN672C LFE2-6E-6FN256C LFE2-12E-5FN484C
    Text: LatticeECP2/M Family Data Sheet Introduction Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support – SPI4.2, SFI4 DDR Mode , XGMII – High Speed ADC/DAC devices


    Original     		PDF DS1006 200MHz) 266MHz) 2-20SE-5FN256C LFE2-20SE-6FN256C LFE2-20SE-7FN256C LFE2-20SE-5FN484C LFE2-20SE-6FN484C LFE2-20SE-7FN484C LFE2-20SE-5FN672C DS1006 LFE2-50E-7FN484C LFE2-6E-5TN144I lfe2-6se-6fn256c LFE2-6E-6TN144C LFE2-6SE-6FN256 LFE2-50E-5FN672C LFE2-20E-6FN672C LFE2-6E-6FN256C LFE2-12E-5FN484C

    TBA 931

    Abstract: No abstract text available
    Text: LatticeECP2 Family Data Sheet DS1006 Version 01.1, August 2006 LatticeECP2 Family Data Sheet Introduction August 2006 Advance Data Sheet DS1006 Features • Dedicated gearing logic • Source synchronous standards support – SPI4.2, SFI4, XGMII – High Speed ADC/DAC devices


    Original     		PDF DS1006 DS1006 18x18 36x36 200MHz) 33/25/1attice ECP2-12. TBA 931

    sgmii switch

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.5, November 2009 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 Features Pre-Engineered Source Synchronous I/O • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) LFE2M50, LFE2M70 LFE2M100 LFE2M20E/SE LFE2M35E/SE sgmii switch

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.0, February 2008 LatticeECP2/M Family Data Sheet Introduction August 2007 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) LVCMOS33D 1152-fpBGA ECP2M70 ECP2M100.

    LFE2-12E-5TN144C

    Abstract: LFE2-6E-6TN144C LFE2-6E-5TN144I LFE2-12E-5FN484C LFE2-6E-5TN144C lfe2-12e-6fn484c DS1006 LFE2-20E-6FN256C
    Text: LatticeECP2/M Family Data Sheet Introduction Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support – SPI4.2, SFI4 DDR Mode , XGMII – High Speed ADC/DAC devices


    Original     		PDF DS1006 200MHz) 266MHz) LFE2-12E-5TN144I LFE2-12E-6TN144I LFE2-12E-5QN208I LFE2-12E-6QN208I LFE2-12E-5FN256I LFE2-12E-6FN256I LFE2-12E-5FN484I LFE2-12E-5TN144C LFE2-6E-6TN144C LFE2-6E-5TN144I LFE2-12E-5FN484C LFE2-6E-5TN144C lfe2-12e-6fn484c DS1006 LFE2-20E-6FN256C

    LFE2M50E-5FN484C

    Abstract: LFE2M50e lfe2m35e-7fn484c LFE2M20E-5FN256C LFE2M50E-5FN900C LFE2M50E-6FN484C lfe2m20e-6fn256c LFE2M35E-5FN672C lfe2m20e-6fn484c LFE2M20E
    Text: LatticeECP2/M Family Data Sheet Introduction Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support – SPI4.2, SFI4 DDR Mode , XGMII – High Speed ADC/DAC devices


    Original     		PDF DS1006 200MHz) 266MHz) LFE2M50E-6FN484C LFE2M50E-7FN484C LFE2M70E-5FN1152C LFE2M70E-6FN1152C LFE2M70E-7FN1152C LFE2M70E-5FN900C LFE2M70E-6FN900C LFE2M50E-5FN484C LFE2M50e lfe2m35e-7fn484c LFE2M20E-5FN256C LFE2M50E-5FN900C LFE2M50E-6FN484C lfe2m20e-6fn256c LFE2M35E-5FN672C lfe2m20e-6fn484c LFE2M20E

    DSP2-15ECP2-50

    Abstract: 3.125G ECP2M BIT 31936 ECP2-12 ECP2M-50 ECP2M50 mip 290
    Text: DS1006ver3.4-J Jan. 2009 LatticeECP2/M ファミリ・データシート DS1006 Version 03.4, Jan. 2009 DISCLAIMER Translation of Lattice materials into languages other than English is intended as a convenience for our non-English reading customers. Although we attempt to provide


    Original     		PDF DS1006ver3 DS1006 TN1159 ECP2-70EBRECP2M100I/O 2-14LVCMOS33DDS25E ECP2M50/70/100GPLL/SPLL DSP2-15ECP2-50 3.125G ECP2M BIT 31936 ECP2-12 ECP2M-50 ECP2M50 mip 290

    PR88A

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.5, March 2007 LatticeECP2/M Family Data Sheet Introduction March 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) Rapid007 256fpBGA 484-fpBGA ECP2M35E. 266MHz. PR88A

    sgmii switch

    Abstract: Pr83a
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.1, April 2008 LatticeECP2/M Family Data Sheet Introduction August 2007 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) 1152-fpBGA ECP2M70 ECP2M100. LFE2M35 484/672fpBGA) sgmii switch Pr83a

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.4, March 2007 LatticeECP2/M Family Data Sheet Introduction March 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) LFE2-12E 256fpBGA 484-fpBGA ECP2M35E. 266MHz.

    PL62A

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 04.1, September 2013 LatticeECP2/M Family Data Sheet Introduction July 2012 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) PL62A

    LFE2M20

    Abstract: LFE2M35E-5FN256I LFE2M100 1152-ball LFE2M35E-6FN484I LFE2M20E-6FN484I FN484
    Text: LatticeECP2/M Family Data Sheet Introduction Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support – SPI4.2, SFI4 DDR Mode , XGMII – High Speed ADC/DAC devices


    Original     		PDF DS1006 200MHz) 266MHz) LFE2M50E-6FN672I LFE2M50E-5FN484I LFE2M50E-6FN484I LFE2M70E-5FN1152I LFE2M70E-6FN1152I LFE2M70E-5FN900I LFE2M70E-6FN900I LFE2M20 LFE2M35E-5FN256I LFE2M100 1152-ball LFE2M35E-6FN484I LFE2M20E-6FN484I FN484

    sgmii switch

    Abstract: pb95b LFE2M35se 16x4 sram LFE2-50E-6FN484I LFE2M50e pr82a LFE2M50 pin out PR42
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.9, January 2012 LatticeECP2/M Family Data Sheet Introduction January 2012 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) 42wherever LFE2-12E/SE LFE-20/SE sgmii switch pb95b LFE2M35se 16x4 sram LFE2-50E-6FN484I LFE2M50e pr82a LFE2M50 pin out PR42

    c 4161

    Abstract: LFE2M100E TQFP-208 0245 LFE2-12E-5TN144C PB50B TN144 PL90 LFE2-20E-6F484C PR66A LFE2M35E-7FN484C
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.6, March 2010 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) LFE2M20E/SE LFE2M35E/SE LFE2M50E/SE LFE2M70E/SE LFE2M100E/SE LFE2-12E/SE c 4161 LFE2M100E TQFP-208 0245 LFE2-12E-5TN144C PB50B TN144 PL90 LFE2-20E-6F484C PR66A LFE2M35E-7FN484C

    LFE2M20E-5FN256C

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.8, August 2007 LatticeECP2/M Family Data Sheet Introduction August 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) ECP2M50 484/672/900-fpBGA) ECP2M70 900-fpBGA ECP2M100 900-fpBGA) LFE2M20E-5FN256C

    T 4148

    Abstract: PR65A
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 02.9, September 2007 LatticeECP2/M Family Data Sheet Introduction August 2007 Advance Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) ECP2M50 484/672/900-fpBGA) ECP2M70 900-fpBGA ECP2M100 900-fpBGA) T 4148 PR65A

    PR76A

    Abstract: PR73A PR87A PR75A sgmii switch c 4242 PR77A PB76A lfe2m35e7fn484c
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.4, January 2009 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) 1152-fpBGA ECP2M70 ECP2M100. LFE2M35 484/672fpBGA) ECP2-70 PR76A PR73A PR87A PR75A sgmii switch c 4242 PR77A PB76A lfe2m35e7fn484c

    LFE2M20E-5FN484C

    Abstract: LFE2-20E-6F484I LFE2M50E-5FN484C LFE2-6E-5TN144I 10Gb CDR LFE2M50E-6FN484C ind cont eq 214 L PB58 226 35K capacitor datasheet CEI 23-50
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 03.3, August 2008 LatticeECP2/M Family Data Sheet Introduction June 2008 Data Sheet DS1006 • Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz) 1152-fpBGA ECP2M70 ECP2M100. LFE2M35 484/672fpBGA) ECP2-70 LFE2M20E-5FN484C LFE2-20E-6F484I LFE2M50E-5FN484C LFE2-6E-5TN144I 10Gb CDR LFE2M50E-6FN484C ind cont eq 214 L PB58 226 35K capacitor datasheet CEI 23-50

    Untitled

    Abstract: No abstract text available
    Text: LatticeECP2/M Family Data Sheet DS1006 Version 04.0, June 2013 LatticeECP2/M Family Data Sheet Introduction July 2012 Data Sheet DS1006  Pre-Engineered Source Synchronous I/O Features • DDR registers in I/O cells • Dedicated gearing logic • Source synchronous standards support


    Original     		PDF DS1006 DS1006 200MHz) 266MHz)