Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SPARTAN3E Search Results

    SPARTAN3E Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    TB-3S-1600E

    Abstract: inrevium TP21-TP27 XC3S1600E-4FG484C ELPIDA DDR User XCF08PVO48 EDD5116ADTA-6B-E ICS8430-61 M25P16-VMF6P 3S1600E
    Text: http://inrevium.teldevice.co.jp/ TB-3S-1600E SPARTAN3E Evaluation Board TB-3S-1600E Hardware User’s Guide Rev1.1 1, Higashi-Katacho, Tsuzuki-ku Yokohama-City, Kanagawa, Japan 224-0045 TEL: +81-45-474-7028 FAX: +81-45-474-5583 E-mail: x2marketing@teldevice.co.jp


    Original     		PDF TB-3S-1600E TB-3S-1600E inrevium TP21-TP27 XC3S1600E-4FG484C ELPIDA DDR User XCF08PVO48 EDD5116ADTA-6B-E ICS8430-61 M25P16-VMF6P 3S1600E

    XC3S700A

    Abstract: xc3s200aft256 XC3S400AFT256 XC3S50A L01P L02P FG320 UG331 L05P xc3s400a ftg256
    Text: Spartan-3A FPGA Family: Data Sheet R DS529 July 10, 2007 Product Specification Module 1: Introduction and Ordering Information - DS529-1 v1.4.1 July 10, 2007 • • • • • • • Introduction Features Architectural and Configuration Overview General I/O Capabilities


    Original     		PDF DS529 DS529-1 DS529-2 DS529-3 XC3S50A XC3S200A FT256 DS529-4 XC3S700A xc3s200aft256 XC3S400AFT256 L01P L02P FG320 UG331 L05P xc3s400a ftg256

    AC307

    Abstract: SPARTAN 3E STARTER BOARD L262144 memory 2114 XILINX/SPARTAN 3E STARTER BOARD AFS090 generic SPI AFS-EVAL
    Text: Application Note AC307 Configuring SRAM FPGAs Using Actel Fusion Introduction Due to the nature of SRAM technology, SRAM-based FPGAs are volatile and lose their configuration when powered off, so they must be reconfigured at every power-up. Hence, almost every system using SRAMbased FPGAs contains an additional nonvolatile memory, such as flash PROM or EEPROM, to store the


    Original     		PDF AC307 AC307 SPARTAN 3E STARTER BOARD L262144 memory 2114 XILINX/SPARTAN 3E STARTER BOARD AFS090 generic SPI AFS-EVAL

    C3202

    Abstract: C32025 TMS320C25 test bench for 16 bit shifter C32025TX
    Text: Control Unit o 16-bit instruction decoding o Repeat instructions for effi- C32025 Digital Signal Processor Core cient use of program space and enhanced execution Central Arithmetic-Logic Unit o 16-bit parallel shifter; 32-bit arithmetic and logical operations


    Original     		PDF 16-bit C32025 32-bit C32025 TMS320C25 C3202 test bench for 16 bit shifter C32025TX

    Untitled

    Abstract: No abstract text available
    Text: Spartan-6 FPGA Clocking Resources User Guide UG382 v1.8 June 20, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL


    Original     		PDF UG382

    XAPP1014

    Abstract: smpte 424m to smpte 274m 3G-SDI serializer XAPP224 DATA RECOVERY 425M SMPTE-305M PCIe BT.656 ML571 vhdl code for multiplexing Tables in dvb-t SONY service manual circuits
    Text: Audio/Video Connectivity Solutions for Virtex-5 FPGAs Reference Designs for the Broadcast Industry: Volume 2 XAPP1014 v1.2 November 9, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original     		PDF XAPP1014 XAPP1014 smpte 424m to smpte 274m 3G-SDI serializer XAPP224 DATA RECOVERY 425M SMPTE-305M PCIe BT.656 ML571 vhdl code for multiplexing Tables in dvb-t SONY service manual circuits

    verilog code for implementation of des

    Abstract: 3S1200E-4 verilog code for des
    Text: FIPS 46-3 Standard Compliant DES Data Encryption Standard Core Encryption/Decryption performed in 16 cycles ECB mode 56 bits of security For use in FPGA or ASIC designs Verilog IP Core Non Pipelined version Small gate count The DES core implements the Data Encryption Standard (DES) documented in the U.S.


    Original     		PDF 0x0123456789abcdef 0x4e6f772069732074 0x68652074696d6520 0x666f7220616c6c20 0x3fa40e8a984d4815 0x6a271787ab8883f9 0x893d51ec4b563b53 verilog code for implementation of des 3S1200E-4 verilog code for des

    6SLX25-2

    Abstract: 3s1000-5 SPARTAN-6 image processing 3S100 DSP48A DSP48E 6SLX25 "motion jpeg" dcm verilog code
    Text: Baseline ISO/IEC 10918-1 JPEG Compliance Programmable Huffman Tables two DC, two AC and JPEG-D Programmable quantization tables (four) Baseline JPEG Decoder Core Up to four color components (optionally extendable to 255 components) Supports all possible scan configurations and all JPEG formats


    Original     		PDF 1920x1152, 6SLX25-2 3s1000-5 SPARTAN-6 image processing 3S100 DSP48A DSP48E 6SLX25 "motion jpeg" dcm verilog code

    verilog code for slave SPI with FPGA

    Abstract: XC3S50 XC2V80
    Text: Run-time programmable master or slave mode operation SPI_MS Serial Peripheral Interface Master/Slave Xilinx Core High bit rates Bit rates generated in Master mode: ÷2, ÷4, ÷8, ÷10, ÷12, …, ÷512 of the system clock Bit rates supported in slave mode: fSCK ≤ fSYSCLK ÷4


    Original     		PDF 64x18 XC3S50-5 XC3S100E-5 XC2V80-6 XC4VLX15-12 XC5VLX30-3 verilog code for slave SPI with FPGA XC3S50 XC2V80

    RAMB36E1

    Abstract: RAMB16s spartan6 lx25 LX15-12 deinterlace RAM18E1 bob deinterlacer cpu 226 deinterlacer BT.656
    Text: VDINT Basic BT.656 Video Deinterlacer IP Core This deinterlacer IP core converts a standard interlaced video stream to progressive video format for further processing or display. Extremely efficient, the deinterlacer core requires little area and transforms the video with practically no delay.


    Original     		PDF 480i/576i, RAMB36E1 RAMB16s spartan6 lx25 LX15-12 deinterlace RAM18E1 bob deinterlacer cpu 226 deinterlacer BT.656

    philips RC5 protocol

    Abstract: rc5 protocol Manchester CODING DECODING FPGA philips RC5 decoder RC5 IR home theater IR remote control circuit diagram virtex 2 pro manchester encoder xilinx RC5 encoder RC5 philips
    Text: 5-bit address and 6-bit command length IR-RC5-E and -D Bi-phase coding also known as Manchester coding Infrared Encoder and Decoder Cores Carrier frequency of 36 kHz as per the RC5 standard Fully synchronous design Encoder Features This pair of cores implements an Encoder and a Decoder for Consumer IR (CIR) infrared remote control signals using the popular RC5 IR protocol, originally developed by


    Original     		PDF

    6SLX150-2

    Abstract: verilog code for dma controller synchronous fifo design in verilog interrupt controller verilog code 6SLX150 6VCX240-2 verilog hdl code for programmable peripheral interface
    Text: Full compliance with the USB 2.0 specification USBHS-DEV High Speed USB Device Controller Core The USBHS-DEV core implements a complete high/full-speed 480/12 Mbps peripheral controller that interfaces to a UTMI USB port transceiver on one side and to a system’s


    Original     		PDF

    4VFX12-12

    Abstract: No abstract text available
    Text: Complies with the USB 2.0 specification USBHS-HUB USB Hi-Speed Embedded Hub Controller Core The USBHS-HUB core implements a hi-speed configurable USB Hub controller that can serve as an interface between a USB host and multiple USB peripheral devices, each


    Original     		PDF

    NEC protocol

    Abstract: NEC IR virtex 2 pro NEC protocol datasheet home theater IR remote control circuit diagram circuit diagram for simple IR receiver IR LED and photodiode pair Virtex4 XC4VFX60 Spartan 3E IR MODULE 3-8 decoder circuit diagram
    Text: 8-bit address and 8-bit command length IR-NEC-E and -D Carrier frequency of 38 kHz as per the NEC standard Infrared Encoder and Decoder Cores Pulse distance modulation This pair of cores implements an Encoder and a Decoder for Consumer IR CIR infrared remote control signals using the popular NEC IR protocol. The cores are available


    Original     		PDF

    ET1100-0000

    Abstract: ET9200 ET1100 ET1200 STR W 5453 A REGULATOR et1100 design guide FB1111-0142 ET1200-0000 FB1111-0142 spi sample code BGA128
    Text: BECKHOFF New Automation Technology EtherCAT | Development Products EtherCAT – Ultra high-speed for automation Highlights – – – Ethernet up to the terminal – complete continuity Ethernet process interface scalable from 1 bit to 64 kbyte first true Ethernet solution for the field level


    Original     		PDF DK3272-0408 ET1100-0000 ET9200 ET1100 ET1200 STR W 5453 A REGULATOR et1100 design guide FB1111-0142 ET1200-0000 FB1111-0142 spi sample code BGA128

    Et9300

    Abstract: ET1200 ET1100 FB1130 ethercat et1100 EL9800 EL9840 ET110 TR8100
    Text: EL9840 Evaluation Kit Version: 1.0 Datum: 15.11.2007 Inhaltsverzeichnis Inhaltsverzeichnis 1 2 Vorwort 2 1.1 Hinweise zur Dokumentation 2 1.1.1 Haftungsbedingungen 2 1.1.2 Lieferbedingungen 2 1.1.3 Copyright 2 Produktübersicht 3 2.1 Hardware 3 2.1.1 Basisplatine


    Original     		PDF EL9840 EL9840 Et9300 ET1200 ET1100 FB1130 ethercat et1100 EL9800 ET110 TR8100

    ET9300

    Abstract: ethercat et1100 ET1100 FB1130 EL9840 ET1100 SPI ET1200 spi slave ethercat EL9800 TR8100
    Text: EL9840 Evaluation Kit Version: 1.0 Date: 2007-11-15 Table of contents Table of contents 1 2 Foreword 2 1.1 Notes on the documentation 2 1.1.1 Liability conditions 2 1.1.2 Delivery conditions 2 1.1.3 Copyright 2 Product overview 3 2.1 Hardware 3 2.1.1 Base board


    Original     		PDF EL9840 EL9840 D-33415 ET9300 ethercat et1100 ET1100 FB1130 ET1100 SPI ET1200 spi slave ethercat EL9800 TR8100

    dcm_sp

    Abstract: oserdes2 DDR spartan6 UG382 Spartan-6 FPGA DCM_CLKGEN point-to-point mini-lvds oserdes2 XAPP469 OSERDES SP601 Spread-Spectrum
    Text: Application Note: Spartan-6 FPGAs Spread-Spectrum Clock Generation in Spartan-6 FPGAs XAPP1065 v1.0 March 22, 2010 Author: Jim Tatsukawa Summary Consumer display applications commonly use high-speed LVDS interfaces to transfer video data. Spread-spectrum clocking can be used to address electromagnetic compatibility (EMC)


    Original     		PDF XAPP1065 dcm_sp oserdes2 DDR spartan6 UG382 Spartan-6 FPGA DCM_CLKGEN point-to-point mini-lvds oserdes2 XAPP469 OSERDES SP601 Spread-Spectrum

    DSP48

    Abstract: DSP48A DSP48E DSP48E1 PPC405 PPC440 UG112 iodelay UG440 LX240T
    Text: XPower Estimator User Guide [Guide Subtitle] [optional] UG440 v4.0 May 3, 2010 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG440 DSP48 DSP48A DSP48E DSP48E1 PPC405 PPC440 UG112 iodelay UG440 LX240T

    CORDIC v4.0

    Abstract: FIX16 CORDIC in xilinx CORDIC SPARTAN-3E IC BA 3812 DATASHEET CORDIC system generator xilinx cordic design for fixed angle rotation cordic design for fixed angle of rotation cordic algorithm in matlab
    Text: CORDIC v4.0 DS249 April 24, 2009 Product Specification • Introduction The Xilinx LogiCORE IP CORDIC core implements a generalized coordinate rotational digital computer CORDIC algorithm. For use with Xilinx CORE Generator™ and Xilinx System Generator™ v11.1 or later.


    Original     		PDF DS249 CORDIC v4.0 FIX16 CORDIC in xilinx CORDIC SPARTAN-3E IC BA 3812 DATASHEET CORDIC system generator xilinx cordic design for fixed angle rotation cordic design for fixed angle of rotation cordic algorithm in matlab

    SPARTAN-3e microblaze

    Abstract: DS452 vhdl code for bram lmb bus timing
    Text: LMB BRAM Interface Controller v2.10b DS452 April 24, 2009 Product Specification Introduction LogiCORE Facts This document provides the design specification for the Local Memory Bus (LMB) Block RAM (BRAM) Interface Controller. The LMB BRAM Interface Controller connects to an


    Original     		PDF DS452 SPARTAN-3e microblaze vhdl code for bram lmb bus timing

    asynchronous fifo vhdl xilinx

    Abstract: vhdl synchronous bus SRL16 DS449 microblaze
    Text: Fast Simplex Link FSL Bus (v2.11b) DS449 June 24, 2009 Product Specification Introduction LogiCORE Facts The FSL_V20 Fast Simplex Link (FSL) Bus is a uni-directional point-to-point communication channel bus used to perform fast communication between any


    Original     		PDF DS449 asynchronous fifo vhdl xilinx vhdl synchronous bus SRL16 microblaze

    M25PXX

    Abstract: x95108 simple spi flash spi flash spi In Circuit Serial Programming NUMONYX xilinx spi virtex 5 M25P application note M25PE spi flash m25pxx spi flash spartan 6
    Text: ’ Application Note: Spartan-3E and Virtex-5 FPGAs R XAPP951 v1.2 January 29, 2009 Summary Configuring Xilinx FPGAs with SPI Serial Flash Author: Stephanie Tapp This application note discusses the Serial Peripheral Interface (SPI) configuration mode introduced in the Virtex -5 and Spartan®-3E FPGA families. The required connections to


    Original     		PDF XAPP951 M25PXX x95108 simple spi flash spi flash spi In Circuit Serial Programming NUMONYX xilinx spi virtex 5 M25P application note M25PE spi flash m25pxx spi flash spartan 6

    SRL16

    Abstract: No abstract text available
    Text: LogiCORE IP Fixed Interval Timer FIT v1.01b DS451 April 19, 2010 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP FIT core is a peripheral that generates a strobe (interrupt) signal at fixed intervals and is not attached to any bus. The Fixed Interval Timer (FIT)


    Original     		PDF DS451 SRL16