Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    IODELAY Search Results

    IODELAY Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    iodelay

    Abstract: vhdl code for 16 BIT BINARY DIVIDER vhdl code for frequency divider iodelay Virtex 5 prbs generator using vhdl vhdl code for FFT 32 point knx usb ML505 vhdl code for 16 prbs generator XAPP872
    Text: Application Note: Virtex-5 FPGAs Creating a Controllable Oscillator Using the Virtex-5 FPGA IODELAY Primitive Author: Martin Kellermann XAPP872 v1.0 April 28, 2009 Introduction. This application note describes how to use the Virtex -5 FPGA input/output delay (IODELAY)


    Original
    XAPP872 iodelay vhdl code for 16 BIT BINARY DIVIDER vhdl code for frequency divider iodelay Virtex 5 prbs generator using vhdl vhdl code for FFT 32 point knx usb ML505 vhdl code for 16 prbs generator XAPP872 PDF

    UG365

    Abstract: UG-361 XC6VLX240T UG365 XC6VLX240T-1FFG1156 DSP48E1 VIRTEX-6 UG362 write operation using ram in fpga xc6vlx240t VIRTEX-6 UG373 frequency detection using FPGA
    Text: → 11 Virtex-6 Family Overview DS150 v2.4 January 19, 2012 Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original
    DS150 DSP48E1 UG369) UG368) XC6VLX760. UG370) UG373) UG365 UG-361 XC6VLX240T UG365 XC6VLX240T-1FFG1156 VIRTEX-6 UG362 write operation using ram in fpga xc6vlx240t VIRTEX-6 UG373 frequency detection using FPGA PDF

    DSP48E1

    Abstract: FPGA Virtex 6 LXT virtex 6 XC6VSX475T XC6VLX240T-1FFG1156 "Binary Multipliers" UG-361 virtex+6 UG366 1000BASE-X DS150
    Text: 11 Virtex-6 Family Overview DS150 v2.1 November 6, 2009 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original
    DS150 UG364) UG366) XC6VLX760. UG371) XC6VHX250T XC6VHX380T FF1154 DSP48E1 UG369) FPGA Virtex 6 LXT virtex 6 XC6VSX475T XC6VLX240T-1FFG1156 "Binary Multipliers" UG-361 virtex+6 UG366 1000BASE-X DS150 PDF

    Untitled

    Abstract: No abstract text available
    Text: Spartan-6 FPGA Clocking Resources User Guide UG382 v1.8 June 20, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL


    Original
    UG382 PDF

    LPDDR KINTEX 7

    Abstract: SPARTAN-6 spartan6 ug384 XA6SLX75
    Text: 10 XA Spartan-6 Automotive FPGA Family Overview DS170 v1.3 December 13, 2012 Product Specification General Description The Xilinx Automotive (XA) Spartan -6 family of FPGAs provides leading system integration capabilities with the lowest total cost for highvolume automotive applications. The ten-member family delivers expanded densities ranging from 3,840 to 101,261 logic cells and faster,


    Original
    DS170 UG382) UG393) UG394) LPDDR KINTEX 7 SPARTAN-6 spartan6 ug384 XA6SLX75 PDF

    DSP48

    Abstract: DSP48A DSP48E DSP48E1 PPC405 PPC440 UG112 iodelay UG440 LX240T
    Text: XPower Estimator User Guide [Guide Subtitle] [optional] UG440 v4.0 May 3, 2010 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG440 DSP48 DSP48A DSP48E DSP48E1 PPC405 PPC440 UG112 iodelay UG440 LX240T PDF

    XQ5VLX110

    Abstract: XQ5VLX330T SX95T DS714 XQ5VFX130T ROCKETIO VIRTEX-5 LX110 UG190 UG191 UG195
    Text: 74 Virtex-5Q FPGA Data Sheet: DC and Switching Characteristics DS714 v2.0 December 17, 2009 Product Specification Virtex-5Q FPGA Electrical Characteristics Virtex -5Q FPGAs are available in -2 and -1 speed grades, with -2 having the highest performance. Virtex-5Q FPGA


    Original
    DS714 DS174, UG190, UG191, UG192, UG193, UG194, UG195, UG196, XQ5VLX110 XQ5VLX330T SX95T DS714 XQ5VFX130T ROCKETIO VIRTEX-5 LX110 UG190 UG191 UG195 PDF

    iodelay

    Abstract: XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE
    Text: Application Note: Virtex-6 FPGAs SFI-4.1 16-Channel SDR Interface with Bus Alignment Using Virtex-6 FPGAs XAPP880 v1.0 February 10, 2010 Author: Vasu Devunuri Summary This application note describes an SFI-4.1 reference design that implements the OIF-SFI4-01.01 interface [Ref 1], a 16-channel, source-synchronous LVDS interface operating


    Original
    16-Channel XAPP880 OIF-SFI4-01 16-channel, iodelay XAPP880 OSERDES pmbus verilog FIFO18E1 ML605 ISERDES example ml605 XAPP855 samtec QSE PDF

    UG366

    Abstract: LX760
    Text: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics DS152 v3.5 May 17, 2013 Product Specification Virtex-6 FPGA Electrical Characteristics Virtex -6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA


    Original
    DS152 UG366 LX760 PDF

    OSERDES

    Abstract: oserdes2 DDR spartan6 XAPP1064 ISERDES2 oserdes2 serdes clock_generator_ddr_s8_diff ISERDES spartan 6 SP601 Clock-Generator
    Text: Application Note: Spartan-6 FPGAs Source-Synchronous Serialization and Deserialization up to 1050 Mb/s XAPP1064 (v1.0) December 23, 2009 Author: NIck Sawyer Summary Spartan -6 devices contain input SerDes (ISERDES) and output SerDes (OSERDES) blocks. These primitives simplify the design of serializing and deserializing circuits, while allowing


    Original
    XAPP1064 OSERDES oserdes2 DDR spartan6 XAPP1064 ISERDES2 oserdes2 serdes clock_generator_ddr_s8_diff ISERDES spartan 6 SP601 Clock-Generator PDF

    programming logic controller

    Abstract: ISP1160 PBYC 0x55aa 01B-RESUME
    Text: Philips Semiconductors Connectivity March 2002 AN10003-01 ISP1160 Embedded Programming Guide Rev. 1.0 Revision History: Rev. 0.1 0.9 1.0 Date Aug 2001 Nov 2001 Feb 2002 Descriptions The first draft. The first release. Standardization of the template. Author


    Original
    AN10003-01 ISP1160 programming logic controller PBYC 0x55aa 01B-RESUME PDF

    XQR5VFX130-CF1752

    Abstract: XQR5VFX
    Text: Radiation-Hardened, Space-Grade Virtex-5QV FPGA Data Sheet: DC and Switching Characteristics DS692 v1.2 July 24, 2013 Product Specification Virtex-5QV FPGA Electrical Characteristics Radiation-hardened Virtex -5QV FPGAs are available in the -1 speed grade only. Virtex-5QV FPGA DC and AC


    Original
    DS692 DS192, UG520, UG190, UG191, XQR5VFX130-CF1752 XQR5VFX PDF

    Untitled

    Abstract: No abstract text available
    Text: → 9 Defense-Grade Virtex-6Q Family Overview DS155 v1.1 February 8, 2012 Product Specification General Description The Defense-Grade Virtex -6Q family provides the most advanced features in the Aerospace & Defense FPGA market and represents the 3rd generation of secure silicon architecture products from Xilinx. Virtex-6Q FPGAs are the programmable silicon foundation for


    Original
    DS155 PDF

    Untitled

    Abstract: No abstract text available
    Text: 89 Spartan-6 FPGA Data Sheet: DC and Switching Characteristics Product Specification DS162 v3.0 October 17, 2011 Spartan-6 FPGA Electrical Characteristics Spartan -6 LX and LXT FPGAs are available in various speed grades, with -3 having the highest performance. The DC and


    Original
    DS162 PDF

    FIFO36

    Abstract: DWH-11 ISERDES ML561 mig ddr virtex XAPP853 iodelay CY7C1520JV18-300BZXC K7R643684M-FC30 DWL-11
    Text: Application Note: Virtex-5 Family R XAPP853 v1.2 October 6, 2008 Summary QDR II SRAM Interface for Virtex-5 Devices Author: Lakshmi Gopalakrishnan This application note describes the implementation and timing details of a Quad Data Rate (QDR II) SRAM interface for Virtex -5 devices. The synthesizable reference design leverages


    Original
    XAPP853 36-bit FIFO36 DWH-11 ISERDES ML561 mig ddr virtex XAPP853 iodelay CY7C1520JV18-300BZXC K7R643684M-FC30 DWL-11 PDF

    fpga frame buffer vhdl examples

    Abstract: axi wrapper matched filter in vhdl RGMII SGMII zynq axi ethernet software example 0x748 verilog code for 10 gb ethernet verilog code for mdio protocol vhdl code for ethernet mac spartan 3
    Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v2.3 DS835 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Virtex -6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper is comprised of the


    Original
    DS835 fpga frame buffer vhdl examples axi wrapper matched filter in vhdl RGMII SGMII zynq axi ethernet software example 0x748 verilog code for 10 gb ethernet verilog code for mdio protocol vhdl code for ethernet mac spartan 3 PDF

    UG381

    Abstract: hitachi sr 2010 receiver oserdes2 DDR spartan6 HDMI verilog code ISERDES2 JESD79-3 XC6SLX Spartan-6 LX45 XC6slx45 xc6slx75
    Text: Spartan-6 FPGA SelectIO Resources User Guide UG381 v1.4 December 16, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG381 UG381 hitachi sr 2010 receiver oserdes2 DDR spartan6 HDMI verilog code ISERDES2 JESD79-3 XC6SLX Spartan-6 LX45 XC6slx45 xc6slx75 PDF

    RTL 8188

    Abstract: RAMB18SDP RAMB36 UG190 XC5VLX XC5VLX220T XC5VLX85T RAM32X1D SRLC32E xilinx jtag cable spartan 3
    Text: Virtex-5 FPGA User Guide UG190 v5.2 November 5, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG190 SSTL18 RTL 8188 RAMB18SDP RAMB36 UG190 XC5VLX XC5VLX220T XC5VLX85T RAM32X1D SRLC32E xilinx jtag cable spartan 3 PDF

    XC6VLX240T-1FFG1156

    Abstract: XC6VLX240T-1FFG DSP48E1 TEMAC XC6VLX240T-1FFG1156C XC6VLX240T UG366 XC6VLX130T UG-361 Virtex 6
    Text: → 11 Virtex-6 Family Overview DS150 v2.2 January 28, 2010 Advance Product Specification General Description The Virtex -6 family provides the newest, most advanced features in the FPGA market. Virtex-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components to enable designers to focus on


    Original
    DS150 XC6VLX760. UG373) UG363) UG364) XC6VLX240T-1FFG1156 XC6VLX240T-1FFG DSP48E1 TEMAC XC6VLX240T-1FFG1156C XC6VLX240T UG366 XC6VLX130T UG-361 Virtex 6 PDF

    sgmii specification ieee

    Abstract: ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e
    Text: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.2 DS264 January 18, 2012 Product Specification Introduction The LogiCORE Ethernet 1000BASE-X PCS/PMA or Serial Gigabit Media Independent Interface SGMII core provides a flexible solution for connection to an Ethernet Media Access


    Original
    1000BASE-X DS264 ENG-46158) sgmii specification ieee ENG-46158 virtex-7 1000BASE-X sfp sgmii traffic light controller vhdl coding verilog hdl code for traffic light control ISERDES SPARTAN 6 ethernet vhdl ethernet spartan 3a vhdl ethernet spartan 3e PDF

    0x77C

    Abstract: iodelay IEEE1722 DS818 KC705 RGMII phy Xilinx UG474 UG777 UG472 verilog code for mdio protocol
    Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Tri-Mode Ethernet MAC v5.3 DS818 April 24, 2012 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Tri-Mode Ethernet Media Access Controller TEMAC solution comprises the 10/100/1000 Mb/s Ethernet MAC, 1 Gb/s Ethernet


    Original
    DS818 Zynq-7000, 0x77C iodelay IEEE1722 KC705 RGMII phy Xilinx UG474 UG777 UG472 verilog code for mdio protocol PDF

    recommended layout CSG324

    Abstract: Spartan-6 PCB design guide Spartan-6 LX45 Spartan-6 FPGA LX9 SPARTAN 6 UG393 spartan 6 LX150t ROSENBERGER UG393 Xilinx Spartan-6 LX9 spartan6 LX9
    Text: Spartan-6 FPGA PCB Design and Pin Planning Guide UG393 v1.2 July 15, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original
    UG393 recommended layout CSG324 Spartan-6 PCB design guide Spartan-6 LX45 Spartan-6 FPGA LX9 SPARTAN 6 UG393 spartan 6 LX150t ROSENBERGER UG393 Xilinx Spartan-6 LX9 spartan6 LX9 PDF

    virtex-6 ML605 user guide

    Abstract: verilog code for mdio protocol zynq axi ethernet software example fpga frame buffer vhdl examples example ml605 ethernet DS835 sgmii mode sfp axi wrapper verilog code for 10 gb ethernet vhdl code for ethernet mac spartan 3
    Text: ‘‘‘‘‘‘‘‘Tri-Mode LogiCORE IP Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v2.2 DS835 October 19, 2011 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Virtex -6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper is comprised of the


    Original
    DS835 virtex-6 ML605 user guide verilog code for mdio protocol zynq axi ethernet software example fpga frame buffer vhdl examples example ml605 ethernet sgmii mode sfp axi wrapper verilog code for 10 gb ethernet vhdl code for ethernet mac spartan 3 PDF

    FIFO36

    Abstract: K7R643684M-FC30 iodelay DWL-20 ML561 XAPP853 DWH-21 ISERDES BWH-01 Virtex-5 FPGA
    Text: Application Note: Virtex-5 Family R XAPP853 v1.3 June 7, 2010 Summary QDR II SRAM Interface for Virtex-5 Devices Author: Lakshmi Gopalakrishnan This application note describes the implementation and timing details of a Quad Data Rate (QDR II) SRAM interface for Virtex -5 devices. The synthesizable reference design leverages


    Original
    XAPP853 36-bit FIFO36 K7R643684M-FC30 iodelay DWL-20 ML561 XAPP853 DWH-21 ISERDES BWH-01 Virtex-5 FPGA PDF