SMJ320C40
Abstract: ti c40 architecture a20c40 d23c40 block diagram of of TMS320C4X architecture
Text: SMJ320MCM42A DUAL SMJ320C40 MULTICHIP MODULE SGMS055A – NOVEMBER 1994 – REVISED MARCH 1996 • • • • • • • • Performance – 80 MFLOP With 496-Megabyte/s Burst I/O Rate for 40-MHz Modules – 66 MFLOP With 409-Megabyte/s Burst I / O Rate for 33-MHz Modules
|
Original
|
PDF
|
SMJ320MCM42A
SMJ320C40
SGMS055A
496-Megabyte/s
40-MHz
409-Megabyte/s
33-MHz
MIL-I-38535
ti c40 architecture
a20c40
d23c40
block diagram of of TMS320C4X architecture
|
SMJ320C40
Abstract: d23c402 c4d0c40
Text: SMJ320MCM42A DUAL SMJ320C40 MULTICHIP MODULE SGMS055A – NOVEMBER 1994 – REVISED MARCH 1996 • • • • • • • • Performance – 80 MFLOP With 496-Megabyte/s Burst I/O Rate for 40-MHz Modules – 66 MFLOP With 409-Megabyte/s Burst I / O Rate for 33-MHz Modules
|
Original
|
PDF
|
SMJ320MCM42A
SMJ320C40
SGMS055A
496-Megabyte/s
40-MHz
409-Megabyte/s
33-MHz
MIL-I-38535
d23c402
c4d0c40
|
Untitled
Abstract: No abstract text available
Text: SMJ320MCM42A D U A L S M J 3 2 0 C 4 0 MULTI CHI P M O D U L E SGM S055A-N O VEM BER 1 9 9 4 - REVISED MARCH 1996 * Performance - 80 M F L O P With 4 9 6 - M e g a b y t e / s B u r s t I/O Rate for 4 0 - M H z M o d u l e s - 66 M F L O P With 4 0 9 - M e g a b y t e / s B u r s t
|
OCR Scan
|
PDF
|
SMJ320MCM42A
S055A-N
|
dec40
Abstract: No abstract text available
Text: SMJ320MCM42A DUAL SMJ320C40 MULTICHIP MODULE _ SGMS055A - NOVEMBER 1994 - REVISED MARCH 1996 I * Performance - 80 MFLOP With 496-Megabyte/s Burst I/O Rate for 40-MHz Modules - 66 MFLOP With 409-Megabyte/s Burst I/O Rate for 33-MHz Modules - 128K x 32 Zero-Wait-State Local Memory
|
OCR Scan
|
PDF
|
SMJ320MCM42A
SMJ320C40
SGMS055A
496-Megabyte/s
40-MHz
409-Megabyte/s
33-MHz
to512Kx32
MIL-l-38535
dec40
|