Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SHARP SYNCHRONOUS INTERFACE Search Results

    SHARP SYNCHRONOUS INTERFACE Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    TB67S539FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=2/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S141AFTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Phase Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S149AFTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S549FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=1.5/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    DCL541A01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: Low / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542H01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: High / Output enable Visit Toshiba Electronic Devices & Storage Corporation

    SHARP SYNCHRONOUS INTERFACE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    transistor d799

    Abstract: equivalent transistor D799 LQ104S1DG31 d799 CXA-P1212B-WJL sharp 6bit digital TDK CXA-0454 tdk lcd inverter TV backlight inverter Transformers DF9-41S-1V
    Text: Technical Document LCD Specification LCD Group LQ104S1DG31 LCD Module Product Specification August 2006 SVGA LCD Module featuring digital interface, 350 nits brightness with 500:1 contrast. Full Specifications Listing. RECORDS OF REVISION LQ104S1DG31 SPEC No.


    Original     		PDF LQ104S1DG31 LQ104S1DG31 LD-18815A LD-18815B LD-18815C transistor d799 equivalent transistor D799 d799 CXA-P1212B-WJL sharp 6bit digital TDK CXA-0454 tdk lcd inverter TV backlight inverter Transformers DF9-41S-1V

    d799

    Abstract: equivalent transistor D799 LQ104S1DG31 transistor d799
    Text: Technical Document LCD Specification LCD Group LQ104S1DG31 LCD Module Product Specification August 2006 SVGA LCD Module featuring digital interface, 350 nits brightness with 500:1 contrast. Full Specifications Listing. RECORDS OF REVISION LQ104S1DG31 SPEC No.


    Original     		PDF LQ104S1DG31 LD-18815A LD-18815B LD-18815C LD-18815C d799 equivalent transistor D799 transistor d799

    ph08

    Abstract: No abstract text available
    Text: LH7A400 32-Bit System-on-Chip Data Sheet FEATURES • Smart Card Interface ISO7816 • 32-bit ARM9TDMI RISC Core – 16KB Cache: 8KB Instruction and 8KB Data – MMU (Windows CE™ Enabled) – Up to o 250 MHz; see Table 1 for options • Two DC-to-DC Converters


    Original     		PDF LH7A400 32-bit SMA01012 ph08

    transistor d799

    Abstract: d799 THC63LVDF63A CXA-P1212B-WJL tdk lcd inverter china model inverter circuit diagram 18pin TFT module TV backlight inverter Transformers DS90C363 DS90C363A
    Text: Technical Document LCD Specification LCD Group LQ104S1LG31 LCD Module Product Specification November 2007 SVGA LCD Module featuring LVDS interface, 350 nits brightness with 500:1 contrast. Full Specifications Listing. RECORDS OF REVISION LQ104S1LG31 SPEC No.


    Original     		PDF LQ104S1LG31 LQ104S1LG31 LD-19Y02A LD19Y02A-1 transistor d799 d799 THC63LVDF63A CXA-P1212B-WJL tdk lcd inverter china model inverter circuit diagram 18pin TFT module TV backlight inverter Transformers DS90C363 DS90C363A

    GP2A11

    Abstract: transistor G28 172053-3 GP2A
    Text: GP2A11 ~ht Modulation OPIC Photointerrupter GP2A11 fi outline hensions 1. Light modulation type free from external disturbing light External disturbing light illuminance : NIIN, 2 000 Ix 2. Capable of TTL direct connection :1. With :~-pin connector provided for easier interface ~vith peripheral control circuit


    Original     		PDF GP2A11 Holeo32 GP2A11 transistor G28 172053-3 GP2A

    Basic ARM 9tdmi block diagram

    Abstract: AMBA AHB bus protocol LCD architecture ARM922T ISO7816 LH7A404 AA15 AC97 SMC SD MMC card reader LH7A404-28
    Text: LH7A404 Advance Data Sheet FEATURES • ARM922T Core: – 32-bit ARM9TDMI™ RISC Core 200 MHz – 16KB Cache: 8KB Instruction Cache and 8KB Data Cache – MMU (Windows CE™ Enabled) • 80KB On-Chip Memory • Vectored Interrupt Controller • External Bus Interface


    Original     		PDF LH7A404 ARM922TTM 32-bit ISO7816) SMA02004 Basic ARM 9tdmi block diagram AMBA AHB bus protocol LCD architecture ARM922T ISO7816 LH7A404 AA15 AC97 SMC SD MMC card reader LH7A404-28

    LQ104V1DG51

    Abstract: TRANSISTOR c104 BHR-03VS-1 DF9-31S-1V DF9A-31S-1V DF9B-31S-1V DF9M-31S-1V LD13708-6 LD-13708C sharp backlight inverter
    Text: PRODUCT SPECIFICATIONS Liquid Crystal Displays Group LQ104V1DG51 TFT-LCD Module Model No.: LQ104V1DG51 Spec No.: LD-13708C Issue Date: December 5, 2002 sharp RECORDS OF REVISION LQ104V1DG51 SPEC NO. 1/3 DATE SUMMARY NOTE PAGE LD-13708B 2002. 9.25 1 1.Application


    Original     		PDF LQ104V1DG51 LQ104V1DG51) LD-13708C LD-13708B LQ104V1DG51 TRANSISTOR c104 BHR-03VS-1 DF9-31S-1V DF9A-31S-1V DF9B-31S-1V DF9M-31S-1V LD13708-6 LD-13708C sharp backlight inverter

    LRS1383

    Abstract: No abstract text available
    Text: PRELIMINARY PRODUCT SPECIFICATIONS Integrated Circuits Group LRS1383 Stacked Chip 32M Flash and 8M SRAM Model No.: LRS1383 Spec No.: MFM2-J13207 Issue Date: March 1, 2001 sharp L R S1 3 8 3 • Handle this document carefully for it contains material protected by international copyright law.


    Original     		PDF LRS1383 LRS1383) MFM2-J13207 LH28F320BX/ LH28F640BX FUM00701 AP-001-SD-E AP-006-PT-E LRS1383

    LRS1386

    Abstract: No abstract text available
    Text: PRELIMINARY PRODUCT SPECIFICATIONS Integrated Circuits Group LRS1386 Stacked Chip 64M Flash and 8M SRAM Model No.: LRS1386 Spec No.: MFM2-J13302 Issue Date: March 2, 2001 sharp L R S1 3 8 6 • Handle this document carefully for it contains material protected by international copyright law.


    Original     		PDF LRS1386 LRS1386) MFM2-J13302 LH28F320BX/ LH28F640BX FUM00701 AP-001-SD-E AP-006-PT-E LRS1386

    28FFFFH-280000H

    Abstract: LRS1382
    Text: PRELIMINARY PRODUCT SPECIFICATIONS Integrated Circuits Group LRS1382 Stacked Chip 32M Flash and 8M SRAM Model No.: LRS1382 Spec No.: MFM2-J13222 Issue Date: March 1, 2001 sharp L R S1 3 8 2 • Handle this document carefully for it contains material protected by international copyright law.


    Original     		PDF LRS1382 LRS1382) MFM2-J13222 LH28F320BX/ LH28F640BX FUM00701 AP-001-SD-E AP-006-PT-E 28FFFFH-280000H LRS1382

    LRS1381

    Abstract: No abstract text available
    Text: PRELIMINARY PRODUCT SPECIFICATIONS Integrated Circuits Group LRS1381 Stacked Chip 32M Flash and 4M SRAM Model No.: LRS1381 Spec No.: MFM2-J13318 Issue Date: March 16, 2001 sharp L R S1 3 8 1 • Handle this document carefully for it contains material protected by international copyright law.


    Original     		PDF LRS1381 LRS1381) MFM2-J13318 FUM00701 AP-001-SD-E AP-006-PT-E AP-007-SW-E LRS1381

    TT 2222 Horizontal Output Transistor pins out

    Abstract: No abstract text available
    Text: LH79520 System-on-Chip Data Sheet FEATURES • Flexible, Programmable Memory Interface – SDRAM Interface – 15-bit External Address Bus – 32-bit External Data Bus – Two Segments 128MB each – SRAM/Flash/ROM Interface – 26-bit External Address Bus


    Original     		PDF LH79520 ARM720TTM 32-bit 15-bit 128MB 26-bit SMA00067 TT 2222 Horizontal Output Transistor pins out

    LH28F64BNHG-PBSL60

    Abstract: No abstract text available
    Text: PRELIMINARY PRODUCT SPECIFICATIONS Integrated Circuits Group LH28F64BNHG-PBSL60 Flash Memory 64M 4M x 16 (Model No.: LHF64N08) Spec No.: FM02X010 Issue Date: October 24, 2002 sharp LHF64N08 • Handle this document carefully for it contains material protected by international copyright law. Any reproduction,


    Original     		PDF LH28F64BNHG-PBSL60 LHF64N08) FM02X010 LHF64N08 LH28F64BNHG-PBSL60

    d799

    Abstract: LQ104S1DG21 LD-14304-2 BHR-03VS-1 DF9-41S-1V DF9A-41S-1V DF9B-41S-1V SM02 transistor d799 topcon
    Text: PRODUCT SPECIFICATIONS Liquid Crystal Displays Group LQ104S1DG21 TFT-LCD Module Model No.: LQ104S1DG21 Spec No.: LD-14304 Issue Date: April 10, 2002 sharp RECORDS OF REVISION LQ104S1DG21 SPEC No. LD-14304 DATE Apr.10.2002 SUMMARY REVISED No. PAGE - -


    Original     		PDF LQ104S1DG21 LQ104S1DG21) LD-14304 LD-14304-1 LQ104S1DG21. d799 LQ104S1DG21 LD-14304-2 BHR-03VS-1 DF9-41S-1V DF9A-41S-1V DF9B-41S-1V SM02 transistor d799 topcon

    SRD kHz

    Abstract: sm8504
    Text: SM8504/SM8506 SHARP CLOCK SYNCHRONOUS SERIAL INTERFACE SIO SM8500 supports 1-channel clock synchronous sources, such as internal clock (prescaler PRSO output), timer 1 output, external clock or Pis pin output. • It is able to switch the transmit/receive data


    OCR Scan     		PDF SM8504/SM8506 SM8500 SRD kHz sm8504

    DNA 1001 DL

    Abstract: DSB45 D-33A D35B 60 74
    Text: LH543611/21 512x36x2/1024x36 x2 Synchronous Bidirectional FIFO FEATURES FUNCTIONAL DESCRIPTION • Pin-Compatible and Functionally Upwards-Compatible with Sharp LH5420 and LH543601, but Deeper • Expanded Control Register that is Fully Readable as well as Writable


    OCR Scan     		PDF LH543611/21 512x36x2/1024x36 LH5420 LH543601, 36-bit LH543611) LH543621) 36/18/9-bit DNA 1001 DL DSB45 D-33A D35B 60 74

    fifo flag read write empty full buffer cascade er

    Abstract: No abstract text available
    Text: LH540215/25 SHARP Data Sheet 512x18/1024 x 18 Synchronous FIFO FEATURES • May be Cascaded for Increased Depth, or Paralleled for Increased Width • Fast Cycle Times: 20/25/35 ns • 16-m A -loL Three-State Outputs • Pin-Compatible Drop-In Replacements for


    OCR Scan     		PDF IDT72215B/25B LH540215/25 512x18/1024 J63428 SMT91009 fifo flag read write empty full buffer cascade er

    Untitled

    Abstract: No abstract text available
    Text: LH540215/25 SHARP 512 x 18/1024 x 18 Synchronous FIFO Data Sheet • May be Cascaded for Increased Depth, or Paralleled for Increased Width FEATURES • Fast Cycle Times: 20/25/35 ns • 16-mA-loL Three-State Outputs • Pin-Compatible Drop-In Replacements for


    OCR Scan     		PDF LH540215/25 IDT72215B/25B J63428 SMT91009

    Untitled

    Abstract: No abstract text available
    Text: SHARP SM6003/SM6004/SM6005/SM6006 SIO The SM 6000 is provided with three channel serial interface. * SCI UART/SIO,selectable : 2 channels • SIO : 1 channel Transmit/receive data register SIOD P4io/SO P4g/SI Transmit/receive interrupt request INT4 Clock control


    OCR Scan     		PDF SM6003/SM6004/SM6005/SM6006 SM6000 16-BIT

    PEm 0549

    Abstract: No abstract text available
    Text: SH A R P Data Sheet LH540235/45 2048 x 18 / 4096 x 18 Synchronous FIFOs FEATURES • Fast Cycle Times: 20/25/35 ns • Pin-Compatible Drop-In Replacements for IDT72235B/45B FIFOs • May be Cascaded for Increased Depth, or Paralleled for Increased Width •


    OCR Scan     		PDF IDT72235B/45B LH540235/45 36-Bit J63428 PEm 0549

    RJH 32

    Abstract: No abstract text available
    Text: 512 x 18/1024 x 18 Synchronous FIFO FEATURES • May be Cascaded for Increased Depth, or Paralleled for Increased Width • Fast Cycle Times: 20/25/35 ns • 16-mA-l<x Three-State Outputs • Pin-Compatible Drop-In Replacements for IDT72215B/25B FIFOs • Choice of IDT-Compatible or Enhanced Operating


    OCR Scan     		PDF IDT72215B/25B LH540215/25 68PLCC PLCC68-P-950) 68-pin, 950-mil LH540215/25 68-pin PLCC68-P-S950) RJH 32

    Untitled

    Abstract: No abstract text available
    Text: LH540235/45 FEATURES • Fast Cycle Times: 20/25/35 ns • Pin-Compatible Drop-In Replacements for IDT72235B/45B FIFOs • Choice of IDT-Compatible or Enhanced Operating Mode; Selected by an Input Control Signal • Device Comes Up into One of Two Known Default


    OCR Scan     		PDF LH540235/45 IDT72235B/45B 64-Pin LH540 68-Pin PLCC68-P-S950) LH540245U-20

    Untitled

    Abstract: No abstract text available
    Text: LH540215/25 FEATURES 512 x 18 /1 0 2 4 x 18 Synchronous FIFO • May be Cascaded for Increased Depth, or Paralleled for Increased Width • Fast Cycle Times: 20/25/35 ns • Five Status Flags: Full, Almost-Full, Half-Full, Almost-Empty, and Empty; ‘Almost’ Flags are


    OCR Scan     		PDF LH540215/25 IDT72215B/25B Synchrono25 64TQFP TQFP-64-P-1414) LH540215/25 68-pin PLCC68-P-S950)

    aei cr

    Abstract: a04l
    Text: ADVANCE INFORMATION LH54V3611/21 FEATURES • Upwards-Compatible with Sharp LH543611/21 • Cycle Time as fast as 15 ns • Two 512 x 36-bit FIFO Buffers LH54V3611 or Two 1024 x 36-bit FIFO Buffers (LH54V3621) • Selectable 36/18/9-bit Word Width on Port B;


    OCR Scan     		PDF LH54V3611/21 LH543611/21 36-bit LH54V3611) LH54V3621) 36/18/9-bit Almost-Full611/21 144-pin aei cr a04l