AEB DP1
Abstract: No abstract text available
Text: S88182 Q S88182 High-Speed CMOS Dual 4Kx18 Cache Tag SRAM Ô ADVANCE INFORMATION FEATURES/BENEFITS Dual 4Kx18 allows 2-way set associative cache tag MATCH lines per bank allow direct bank ÜE drive MATCH enable controls MATCH outputs for speed 20ns/25 ns/30 ns Taa Commercial
|
OCR Scan
|
QS88182
S88182
4Kx18
4Kx18
20ns/25
ns/30
25ns/30ns
MIL-STD-883,
52-pin
DO-15,
AEB DP1
|
PDF
|
AEB DP1
Abstract: power bank 5v associative cache match
Text: S88182 Q S88182 High-Speed CMOS Dual 4Kx18 Cache Tag SRAM Q ADVANCE IN F O R M A T IO N F E A T U R E S /B E N E F IT S Dual 4Kx18 allows 2-way set associative cache tag MATCH lines per bank allow direct bank Ü E drive MATCH enable controls MATCH outputs for speed
|
OCR Scan
|
QS88182
4Kx18
20ns/25
ns/30
25ns/30ns
MIL-STD-883,
52-pin
AEB DP1
power bank 5v
associative cache
match
|
PDF
|
TAG 064
Abstract: power bank 5v S8818
Text: S88182 Q High-Speed CMOS Dual 4Kx18 Cache Tag SRAM Q S88182 ADVANCE INFORMATION FEATURES/BENEFITS • • • • • • Dual 4Kx18 allows 2-way set associative cache tag MATCH lines per bank allow direct bank ÜE drive MATCH enable controls MATCH outputs for speed
|
OCR Scan
|
QS88182
4Kx18
S88182
20ns/25
ns/30
25ns/30ns
MIL-STD-883,
52-pin
TAG 064
power bank 5v
S8818
|
PDF
|