0x19C
Abstract: RCPU 0X177 0x37
Text: APPENDIX A INSTRUCTION SET LISTINGS This appendix lists the instruction set implemented in the RCPU, sorted by mnemonic. Reserved bits are shaded. Table A-1 Complete Instruction List Sorted by Mnemonic Name 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
|
Original
|
0x10A
0x256
0x13C
0x19C
RCPU
0X177
0x37
|
PDF
|
BBC DSDI 35
Abstract: FC01 MPC500 MPC561 MPC563 1PE1R 0b00111
Text: SECTION 24 READI MODULE 24.1 Overview The READI module provides real-time development capabilities for RCPU-based MCUs in compliance with the IEEE-ISTO 5001 - 1999. This module provides development support capabilities for MCUs in single chip mode, without requiring address and
|
Original
|
MPC561/MPC563
BBC DSDI 35
FC01
MPC500
MPC561
MPC563
1PE1R
0b00111
|
PDF
|
MPC500
Abstract: MPC561 MPC563 mpc561 324 mpc561 -COMPLIANT INTERFACE 324
Text: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC -based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), floating-point unit (FPU) and
|
Original
|
MPC500
MPC500-based
MPC561
MPC563
MPC561/MPC563
mpc561 324
mpc561 -COMPLIANT INTERFACE 324
|
PDF
|
BBC DSDI 35
Abstract: MPC566 FC01 MPC500 MPC565 btm 110 module jtag mpc565
Text: SECTION 23 READI MODULE 23.1 Overview The READI module provides real-time development capabilities for RCPU-based MCUs in compliance with the IEEE-ISTO 5001 - 1999. This module provides development support capabilities for MCUs in single chip mode, without requiring address and
|
Original
|
MPC565/MPC566
BBC DSDI 35
MPC566
FC01
MPC500
MPC565
btm 110 module
jtag mpc565
|
PDF
|
Motorola MPC556
Abstract: MPC556 Motorola 417 0C00 1C00 MPC555 0x80E0 branch conditional unconditional instruction
Text: SECTION 4 BURST BUFFER The burst buffer module consists of the burst buffer controller BBC and the instruction memory protection unit (IMPU). The BBC delivers the RCPU instruction fetch accesses from the instruction bus onto the U-bus. It utilizes the full U-bus pipeline and a special page access attribute in order
|
Original
|
MPC556.
MPC556
MPC555
MPC556
Motorola MPC556
Motorola 417
0C00
1C00
0x80E0
branch conditional unconditional instruction
|
PDF
|
MPCFPE/AD
Abstract: MPC500
Text: PREFACE This manual defines the functionality of the RCPU for use by software and hardware developers. The RCPU is a PowerPC-based processor used in the Motorola MPC500 family of microcontrollers. Audience This manual is intended for system software and hardware developers and applications programmers who want to develop products for RCPU-based microcontroller systems. It is assumed that the reader understands operating systems,
|
Original
|
MPC500
MPCFPE/AD
|
PDF
|
MPC500
Abstract: MPC555
Text: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC-based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), Floating Point Unit (FPU) and
|
Original
|
MPC500
MPC555-based
MPC555
MPC555
|
PDF
|
FRB 914
Abstract: No abstract text available
Text: SECTION 9 INSTRUCTION SET This section describes individual instructions, including a description of instruction formats and notation and an alphabetical listing of RCPU instructions by mnemonic. 9.1 Instruction Formats Instructions are four bytes long and word-aligned, so when instruction addresses
|
Original
|
0x0000
0x0000
FRB 914
|
PDF
|
bc 457
Abstract: MPC500 EE16
Text: RCPU RISC CENTRAL PROCESSING UNIT REFERENCE MANUAL Revision 1 Revised 1 February 1999 Copyright 2001 MOTOROLA; All Rights Reserved Paragraph Number TABLE OF CONTENTS Page Number PREFACE Section 1 OVERVIEW 1.1 RCPU Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1
|
Original
|
|
PDF
|
SCR BRX 49
Abstract: Equivalence transistor bc 172 SCR Manual, General electric PIN SCR BRX 49 GE SCR Manual SCR BRX 49 PIN BTA 16 TW CRM 1150 GE semiconductor data SCR gt 268
Text: RCPU RISC CENTRAL PROCESSING UNIT REFERENCE MANUAL This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice. Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright licenses granted hereunder
|
Original
|
|
PDF
|
Motorola MPC556
Abstract: mpc556 RCPURM MPC500 family mpc500 motorola 5118 user manual ber Motorola MPC555 mpc555
Text: PREFACE This manual defines the functionality of the MPC555 / MPC556 for use by software and hardware developers. The MPC555 / MPC556 is based on the PowerPC processor used in the Motorola MPC500 family of microcontrollers. For further information refer to the MPC500 Family RCPU Reference Manual, RCPURM/AD Motorola order
|
Original
|
MPC555
MPC556
MPC500
MPC556
MPC556.
Motorola MPC556
RCPURM
MPC500 family
motorola 5118 user manual ber
Motorola MPC555
|
PDF
|
AN1281
Abstract: MPC505 pit and interrupt SRR0 motorola application note
Text: Order this document by AN1281/D Motorola Semiconductor Application Note AN1281 MPC505 Interrupts By Steve Mihalik The MPC505 interrupt controller receives interrupt requests from multiple interrupt sources and generates a single interrupt signal to the RCPU, as shown in Figure 1. This application note describes the
|
Original
|
AN1281/D
AN1281
MPC505
MPC505
AN1281
pit and interrupt
SRR0
motorola application note
|
PDF
|
0x802c
Abstract: 0x00E00 SRR10 0x8074 0C00 1C00 MPC555 0x8070 0x01d00
Text: SECTION 4 BURST BUFFER The burst buffer module consists of the burst buffer controller BBC and the instruction memory protection unit (IMPU). The BBC delivers the RCPU instruction fetch accesses from the instruction bus onto the U-bus. It utilizes the full U-bus pipeline and a special page access attribute in order
|
Original
|
32Kbytes.
MPC555
0x802c
0x00E00
SRR10
0x8074
0C00
1C00
MPC555
0x8070
0x01d00
|
PDF
|
motorola 723
Abstract: motorola 714 motorola 724
Text: SECTION 7 INSTRUCTION TIMING This section describes instruction flow and the basic instruction pipeline in the RCPU, provides details of execution timing for each execution unit, defines the concepts of serialization and synchronization, provides timing information for each
|
Original
|
|
PDF
|
|
|
MPC509L3
Abstract: J121 J131 MPC500
Text: APPENDIX A MPC509L3C25 ELECTRICAL CHARACTERISTICS The MPC509L3C25 is the first implementation of the PowerPC family of reduced instruction set computer RISC microprocessors designed for embedded control. This document contains pertinent physical characteristics of the MPC509L3C25. For functional characteristics of a similar processor bus, refer to the MPC500 Family RCPU
|
Original
|
MPC509L3C25
MPC509L3C25.
MPC500
32-bit
32-bit
ADDR10/CS10
MPC509L3
J121
J131
|
PDF
|
SPR22
Abstract: SPR26 SPR80 SPR81 SPR82 SPR273 CR423
Text: SECTION 2 REGISTERS This section describes the RCPU register organization as defined by the three levels of the PowerPC architecture: the user instruction set architecture UISA , the virtual environment architecture (VEA), and the operating environment architecture
|
Original
|
32-bit
0x00E00)
SPR22
SPR26
SPR80
SPR81
SPR82
SPR273
CR423
|
PDF
|
diode BBC
Abstract: 0x80E0 0C00 1C00 MPC555
Text: SECTION 4 BURST BUFFER The burst buffer module consists of the burst buffer controller BBC and the instruction memory protection unit (IMPU). The BBC delivers the RCPU instruction fetch accesses from the instruction bus onto the U-bus. It utilizes the full U-bus pipeline and a special page access attribute in order
|
Original
|
32Kbytes.
MPC555
diode BBC
0x80E0
0C00
1C00
MPC555
|
PDF
|
FPRS module in microcontroller
Abstract: No abstract text available
Text: SECTION 1 OVERVIEW This section provides an overview of RCPU features and the PowerPC ArchitectureTM and summarizes the operation of the RCPU as a PowerPC TM implementation. 1.1 RCPU Overview The RCPU is a single-issue, 32-bit implementation of the PowerPC architecture.
|
Original
|
32-bit
FPRS module in microcontroller
|
PDF
|
MPC566
Abstract: MPC565 MPC500
Text: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC -based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), floating-point unit (FPU) and
|
Original
|
MPC500
MPC500-based
MPC565
MPC566
MPC565/MPC566
|
PDF
|
Motorola MPC556
Abstract: mpc556 MPC500 MPC555 MPC555/MPC556
Text: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC-based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), floating-point unit (FPU) and integer multiplier divider (IMD). The use of simple instructions with rapid execution times
|
Original
|
MPC500
MPC555
MPC556-based
MPC556
MPC556
Motorola MPC556
MPC555/MPC556
|
PDF
|
MPC505
Abstract: gpR circuit design
Text: MOTOROLA Order this document by: A N 1 2 8 1 / D SEMICONDUCTOR APPLICATION NOTE MPC505 Interrupts by Steve Mihalik The MPC 505 interrupt controller receives interrupt requests from multiple interrupt sources and generates a single interrupt signal to the RCPU, as shown in Figure 1. This application note describes the function
|
Original
|
MPC505
MPC505
gpR circuit design
|
PDF
|
gt 268
Abstract: MPC500 MPC555
Text: SECTION 3 CENTRAL PROCESSING UNIT The PowerPC-based RISC processor RCPU used in the MPC500 family of microcontrollers integrates five independent execution units: an integer unit (IU), a load/ store unit (LSU), and a branch processing unit (BPU), floating-point unit (FPU) and
|
Original
|
MPC500
MPC555-based
MPC555
MPC555
gt 268
|
PDF
|
BC 457
Abstract: EE16 LT 8215
Text: RCPU RISC CENTRAL PROCESSING UNIT REFERENCE MANUAL Revision 1 Revised 1 February 1999 PREFACE This manual defines the functionality of the RCPU for use by software and hardware developers. The RCPU is a PowerPC-based processor used in the Motorola MPC500 family of microcontrollers.
|
Original
|
MPC500
Index-11
Index-12
BC 457
EE16
LT 8215
|
PDF
|
TAG 9109
Abstract: ande RY 227 powerpc 460 j526 MCEE IC JRC 1086 MPCFPE MPC500 texas instrument Motorola 9151
Text: POWE M P C 5 0 0 F a m ily RCPU Reference M anual M : MOTOROLA PowerPC' Microcontrollers OVERVIEW REGISTERS OPERAND CONVENTIONS ADDRESSING MODES AND INSTRUCTION SET SUMMARY INSTRUCTION CACHE EXCEPTIONS INSTRUCTION TIMING DEVELOPMENT SUPPORT INSTRUCTION SET
|
OCR Scan
|
MPC500
TAG 9109
ande RY 227
powerpc 460
j526
MCEE
IC JRC 1086
MPCFPE
texas instrument
Motorola 9151
|
PDF
|
