PT15D
Abstract: R20C11 R6C16 R17C8 r8c15 R20C15
Text: Data Sheet August 1996 ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 µm CMOS technology (four-input look-up table delay less than 2.1 ns with -4 speed grade,
|
Original
|
PDF
|
DS96-140FPGA
DS96-025FPGA)
PT15D
R20C11
R6C16
R17C8
r8c15
R20C15
|
C7L3
Abstract: c5m3 IC R2A3 FREE u4d1 C4A12 C4A15 sgpio cpld AM3301 b11 c18 101v 1p8 r7m10
Text: Host Bus Adapter Schematics for Intel R 8134x I/O Processors February 2007 Order Number: 315367-002US INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS
|
Original
|
PDF
|
SU200-763513
x4318
C2C10
C2C16
MAX8544
500KHZ
350KHZ-650KHZ.
C2C14
8134x
C7L3
c5m3
IC R2A3 FREE
u4d1
C4A12
C4A15
sgpio cpld
AM3301
b11 c18 101v 1p8
r7m10
|
R14C17
Abstract: R16C17
Text: September 1995 j-s #*•«*■ Microelectronics Optimized Reconfigurable Cell Array ORCA ATT2T15 (3.3 V) Field-Programmable Gate Array Features Description ■ High-performance, cost-effective 0.5 jam technology optimized for 3.3 V operation The ATT2T15 is the first device in this family opti
|
OCR Scan
|
PDF
|
ATT2T15
ATT2T15
ATT2C15
005002b
R14C17
R16C17
|
multiplier using CARRY SELECT adder
Abstract: R12C20 R3C15 RuC15 R8C1B R14C17 R11C5 DRIVERS R7C19 R11C13 plc array
Text: Microelectronics Preliminary Data Sheet March 1996 Lucent Technologies Bell Labs Innovations Optimized Reconfigurable Cell Array ORCA OR2CxxA Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.35 |xm technol
|
OCR Scan
|
PDF
|
16-bit
32-bit
multiplier using CARRY SELECT adder
R12C20
R3C15
RuC15
R8C1B
R14C17
R11C5 DRIVERS
R7C19
R11C13
plc array
|
Untitled
Abstract: No abstract text available
Text: m i c r o e l e c t r o n i c s group Lucent Technologies Bell Labs Innovations ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Series Field-Programmable Gate Arrays Features 2 • Flip-flop/latch options to allow programmable prior ity of synchronous set/reset vs. clock enable
|
OCR Scan
|
PDF
|
OR2C/2T26A
OR2C/2T40A
240-Pin
256-Pin
304-Pin
352-Pin
432-Pin
600-Pin
OR2C/2T15A,
OR2C/2T26A
|
S4846
Abstract: PT15D r6c5 pti8 PT10c
Text: Datasheet August 1996 microelectronics group Lucent Technologies Bell Labs Innovations ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • Flip-flop/latch options to allow programmable prior ity of synchronous set/reset vs. clock enable
|
OCR Scan
|
PDF
|
16-bit
32-bit
DS96-140FPGA
DS96-025FPGA)
S4846
PT15D
r6c5
pti8
PT10c
|
PBII MIL-STD-810E
Abstract: R6C12
Text: Lucent Technologies Bell Labs Innovations Optimized Reconfigurable Cell Array ORCA ATT2Cxx Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.5 jim technology (four-input look-up table delay less than 3.6 ns)
|
OCR Scan
|
PDF
|
S240/
PS240
256-Pin
304-Pln
S304/
PS304
364-Pin
428-Pin
ATT2C15,
ATT2C26
PBII MIL-STD-810E
R6C12
|
pt10c
Abstract: No abstract text available
Text: Microelectronics Preliminary Data Sheet March 1996 Lucent Technologies Bell Labs Innovations Optimized Reconfigurable Cell Array ORCA OR2CxxA Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.35 |im technol
|
OCR Scan
|
PDF
|
DS96-025FPG
pt10c
|