Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    QBBA1 Search Results

    QBBA1 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    QAA10

    Abstract: QAA11 qbba1 QAA14 EA32882B QBA9 QBA15 ddr3 RDIMM pinout
    Text: SN74SSQEA32882 www.ti.com SCAS879B – JUNE 2009 – REVISED OCTOBER 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEA32882 FEATURES 1 • • • • JEDEC SSTE32882 Compliant


    Original
    PDF SN74SSQEA32882 SCAS879B 28-Bit 56-Bit SSTE32882 QAA10 QAA11 qbba1 QAA14 EA32882B QBA9 QBA15 ddr3 RDIMM pinout

    407 MTS controller

    Abstract: XLXX JESD8-11A pinout DDR3-1333 DDR3 rdimm pcb layout
    Text: DATASHEET Advanced Information SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description application. By disabling unused outputs the power consumption is reduced. This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock


    Original
    PDF SSTE32882KA1 28-bit 26-bit 32882KA1 SSTE32882KA1 407 MTS controller XLXX JESD8-11A pinout DDR3-1333 DDR3 rdimm pcb layout

    cK 7201

    Abstract: SSTE32882 SSTE32882HLB xlxx transistor DA3 307 qbba1 dba1 DDR3 layout DDR3 pcb layout DDR3L
    Text: DATASHEET 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.35V and 1.5V VDD operation. All inputs are 1.35V and 1.5V CMOS compatible, except the


    Original
    PDF 28-bit 26-bit SSTE32882HLB 32882HLB SSTE32882HLB cK 7201 SSTE32882 xlxx transistor DA3 307 qbba1 dba1 DDR3 layout DDR3 pcb layout DDR3L

    Untitled

    Abstract: No abstract text available
    Text: DATASHEET 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation. All inputs are 1.25,1.35V and 1.5V CMOS compatible, except the


    Original
    PDF 28-bit 26-bit 32882KB1 SSTE32882KB1

    Untitled

    Abstract: No abstract text available
    Text: CAB4A www.ti.com SNAS630B – JULY 2013 – REVISED OCTOBER 2013 CAB4A - DDR4 Register 32-Bit 1:2 Command/Address/Control Buffer and 1:4 Differential Clock Buffer Check for Samples: CAB4A FEATURES DESCRIPTION • • • • • • • • • • • •


    Original
    PDF SNAS630B 32-Bit DDR4RCD01 DDR4-2400

    DDR3U

    Abstract: SSTE32882 2yn1 DDR3 rdimm pcb layout SSTE32882KA1 DDR3U-1600 da-15 pinout dba1 DDR3 layout DDR3 pcb layout
    Text: DATASHEET Advanced Information 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation.


    Original
    PDF 28-bit 26-bit 32882KA1 SSTE32882KA1 DDR3U SSTE32882 2yn1 DDR3 rdimm pcb layout SSTE32882KA1 DDR3U-1600 da-15 pinout dba1 DDR3 layout DDR3 pcb layout

    Untitled

    Abstract: No abstract text available
    Text: SN74SSQEA32882 www.ti.com SCAS879B – JUNE 2009 – REVISED OCTOBER 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEA32882 FEATURES 1 • • • • JEDEC SSTE32882 Compliant


    Original
    PDF SN74SSQEA32882 SCAS879B 28-Bit 56-Bit SSTE32882

    qaa10

    Abstract: QAA11 QBA15
    Text: SN74SSQEA32882 www.ti.com SCAS879B – JUNE 2009 – REVISED OCTOBER 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEA32882 FEATURES 1 • • • • JEDEC SSTE32882 Compliant


    Original
    PDF SN74SSQEA32882 SCAS879B 28-Bit 56-Bit SSTE32882 qaa10 QAA11 QBA15

    qaa10

    Abstract: QBA15 ddr3 RDIMM pinout
    Text: SN74SSQEA32882 www.ti.com SCAS879B – JUNE 2009 – REVISED OCTOBER 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEA32882 FEATURES 1 • • • • JEDEC SSTE32882 Compliant


    Original
    PDF SN74SSQEA32882 SCAS879B 28-Bit 56-Bit SSTE32882 qaa10 QBA15 ddr3 RDIMM pinout

    Untitled

    Abstract: No abstract text available
    Text: CAB4A www.ti.com SNAS630A – JULY 2013 – REVISED AUGUST 2013 CAB4A - DDR4 Register 32-Bit 1:2 Command/Address/Control Buffer and 1:4 Differential Clock Buffer FEATURES DESCRIPTION • • • • • • • • • • • • • • • • The CAB4 is 32-bit 1:2 Command/Address/Control


    Original
    PDF SNAS630A 32-Bit DDR4RCD01 DDR4-2400 16-Logical

    SSTE32882KB1

    Abstract: XLXX DDR3U-1600 QAA10 DDR3 rdimm pcb layout DDR3U QAA15
    Text: DATASHEET 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation. All inputs are 1.25,1.35V and 1.5V CMOS compatible, except the


    Original
    PDF 28-bit 26-bit 32882KB1 SSTE32882KB1 SSTE32882KB1 XLXX DDR3U-1600 QAA10 DDR3 rdimm pcb layout DDR3U QAA15

    Untitled

    Abstract: No abstract text available
    Text: DATASHEET 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.35V and 1.5V VDD operation. All inputs are 1.35V and 1.5V CMOS compatible, except the


    Original
    PDF 28-bit 26-bit SSTE328n 32882HLB SSTE32882HLB

    SN74SSQEA32882

    Abstract: qaa10 EA32882B
    Text: SN74SSQEA32882 www.ti.com SCAS879B – JUNE 2009 – REVISED OCTOBER 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEA32882 FEATURES 1 • • • • JEDEC SSTE32882 Compliant


    Original
    PDF SN74SSQEA32882 SCAS879B 28-Bit 56-Bit SSTE32882 SN74SSQEA32882 qaa10 EA32882B

    Untitled

    Abstract: No abstract text available
    Text: SN74SSQEA32882 www.ti.com SCAS879B – JUNE 2009 – REVISED OCTOBER 2010 28-Bit to 56-Bit Registered Buffer With Address Parity Test One Pair to Four Pair Differential Clock PLL Driver Check for Samples: SN74SSQEA32882 FEATURES 1 • • • • JEDEC SSTE32882 Compliant


    Original
    PDF SN74SSQEA32882 SCAS879B 28-Bit 56-Bit SSTE32882

    Untitled

    Abstract: No abstract text available
    Text: CAB4A www.ti.com SNAS630A – JULY 2013 – REVISED AUGUST 2013 CAB4A - DDR4 Register 32-Bit 1:2 Command/Address/Control Buffer and 1:4 Differential Clock Buffer FEATURES DESCRIPTION • • • • • • • • • • • • • • • • The CAB4 is 32-bit 1:2 Command/Address/Control


    Original
    PDF SNAS630A 32-Bit DDR4RCD01 DDR4-2400

    DDR3U

    Abstract: DDR3U-1866 SLGSSTE32882 top 261 yn JESD79-3 dba1 DDR3L DDR3-2133 RC10 RC11
    Text: SLGSSTE32882 DDR3 Registering Clock Driver with Parity and Quad Chip Selects Features • 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity • Supports high density DDR3 modules • Quad Chip Selects • Supports 1.25V up to DDR3U-1866 , 1.35V (up to DDR3L-1866), and 1.5V (up to DDR3-2133)


    Original
    PDF SLGSSTE32882 28-bit 26-bit DDR3U-1866) DDR3L-1866) DDR3-2133) 176-TFBGA 25hich DDR3U DDR3U-1866 SLGSSTE32882 top 261 yn JESD79-3 dba1 DDR3L DDR3-2133 RC10 RC11

    Untitled

    Abstract: No abstract text available
    Text: CAB4A www.ti.com SNAS630B – JULY 2013 – REVISED OCTOBER 2013 CAB4A - DDR4 Register 32-Bit 1:2 Command/Address/Control Buffer and 1:4 Differential Clock Buffer Check for Samples: CAB4A FEATURES DESCRIPTION • • • • • • • • • • • •


    Original
    PDF SNAS630B 32-Bit DDR4RCD01 DDR4-2400

    SLGSSTE32882-A04B

    Abstract: DDR3U SLGSSTE32882 SLGSSTE32882-B04B DDR3L DDR3U-1333 ddr3 RDIMM pinout XLXX JESD79-3 RC10
    Text: SLGSSTE32882 DDR3 Registering Clock Driver with Parity and Quad Chip Selects Features • 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity • Supports high density DDR3 modules • Quad Chip Selects • Supports 1.25V up to DDR3U-1333 , 1.35V (up to DDR3L-1333), and 1.5V (up to DDR3-1600)


    Original
    PDF SLGSSTE32882 28-bit 26-bit DDR3U-1333) DDR3L-1333) DDR3-1600) 176-TFBGA 000-0032882-10g SLGSSTE32882-A04B DDR3U SLGSSTE32882 SLGSSTE32882-B04B DDR3L DDR3U-1333 ddr3 RDIMM pinout XLXX JESD79-3 RC10

    XLXX

    Abstract: SSTE32882 dba1 SSTE32882HLB JESD8-11A
    Text: DATASHEET 1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.35V and 1.5V VDD operation. All inputs are 1.35V and 1.5V CMOS compatible, except the


    Original
    PDF SSTE32882HLB 28-bit 26-bit SSTE32882Hd 32882HLB SSTE32882HLB XLXX SSTE32882 dba1 JESD8-11A

    Untitled

    Abstract: No abstract text available
    Text: CAB4A www.ti.com SNAS630B – JULY 2013 – REVISED OCTOBER 2013 CAB4A - DDR4 Register 32-Bit 1:2 Command/Address/Control Buffer and 1:4 Differential Clock Buffer Check for Samples: CAB4A FEATURES DESCRIPTION • • • • • • • • • • • •


    Original
    PDF SNAS630B 32-Bit DDR4RCD01 DDR4-2400

    DDR3 rdimm pcb layout

    Abstract: SSTE32882KA1 XLXX SSTE32882 407 MTS controller LX-XX
    Text: DATASHEET Advanced Information SSTE32882KA1 1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT Description application. By disabling unused outputs the power consumption is reduced. This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock


    Original
    PDF SSTE32882KA1 28-bit 26-bit SSTE32882HLBAKG SSTE32882HLBAKG8 SSTE32882HLBBKG SSTE32882HLBBKG8 SSTE32882KA1 19-Aug-2010 DDR3 rdimm pcb layout XLXX SSTE32882 407 MTS controller LX-XX