transistor pt36c
Abstract: gp714 diode GP113 transistor pt42c diode gp116 GP114 GP021 PT36c gp627 GP111
Text: OR4E FPGA Ver 2.0 1 4/1/2002 Lattice Semiconductor Corp Series 4 FPGA Evaluation Board Diagram Revision 2.0 OR4E FPGA Ver 2.0 2 4/1/2002 Lattice Semiconductor Corp JTAG Programming Connection J55 Schematic page 4 An 8-pin connection to the JTAG interface used for programming.
|
Original
|
ADDR17
ADDR16
DATA31
DATA30
DATA29
DATA28
DATA27
DATA26
DATA25
DATA24
transistor pt36c
gp714 diode
GP113
transistor pt42c
diode gp116
GP114
GP021
PT36c
gp627
GP111
|
PDF
|
pt45
Abstract: No abstract text available
Text: LatticeSC Family Data Sheet DS1004 Version 01.2, June 2006 LatticeSC Family Data Sheet Introduction June 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os • 700MHz global clock; 1GHz edge clocks
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
110mW
VCC12.
LFSC25
900-Ball
pt45
|
PDF
|
transistor pt36c
Abstract: datasheet transistor pt36C PT35c transistor pt36c microprocessor block diagram of plc pt35c transistor pt42c PT42C transistor BC 157 PLC Communication cables pin diagram
Text: Data Sheet November, 2003 ORCA Series 4 FPGAs Introduction • Traditional I/O selections: — LVTTL 3.3V and LVCMOS (2.5 V and 1.8 V) I/Os. — Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. — Individually programmable drive capability:
|
Original
|
sink/12
transistor pt36c
datasheet transistor pt36C
PT35c transistor
pt36c
microprocessor block diagram of plc
pt35c
transistor pt42c
PT42C
transistor BC 157
PLC Communication cables pin diagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeSC/M Family Data Sheet DS1004 Version 02.1, June 2008 LatticeSC/M Family Data Sheet Introduction January 2008 Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 139 to 942 I/Os • 700MHz global clock; 1GHz edge clocks
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeSC Family Data Sheet DS1004 Version 01.4b, February 2007 LatticeSC Family Data Sheet Introduction November 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
SC115
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeSC/M Family Data Sheet DS1004 Version 01.6, August 2007 LatticeSC/M Family Data Sheet Introduction March 2007 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
|
PDF
|
PT43C
Abstract: PR41C pin diagram of ic 7495 shift register CORE F5A Y 928 K00 064 PT42C 21-INPUT pr46c OR4E10 k72 u2
Text: Preliminary Data Sheet August 2000 ORCA Series 4 Field-Programmable Gate Arrays Programmable Features • ■ High-performance platform design. — 0.13 µm seven-level metal technology. — Internal performance of >250 MHz four logic levels . — I/O performance of >416 MHz for all user I/Os.
|
Original
|
DS00-221FPGA
PT43C
PR41C
pin diagram of ic 7495 shift register
CORE F5A
Y 928 K00 064
PT42C
21-INPUT
pr46c
OR4E10
k72 u2
|
PDF
|
2-bit comparator
Abstract: LFSC3GA15E-5F900I PR77A PR55D pr94a diode transistor pt36c pt36C PB110C pb127d PB138
Text: LatticeSC/M Family Data Sheet DS1004 Version 01.8, November 2007 LatticeSC/M Family Data Sheet Introduction March 2007 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
2-bit comparator
LFSC3GA15E-5F900I
PR77A
PR55D
pr94a diode
transistor pt36c
pt36C
PB110C
pb127d
PB138
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeSC Family Data Sheet DS1004 Version 01.5, March 2007 LatticeSC Family Data Sheet Introduction March 2007 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os • 700MHz global clock; 1GHz edge clocks
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
LFSC25
FF1020
LFSC80
|
PDF
|
PB68C
Abstract: LFSCM3GA40EP1
Text: LatticeSC Family Data Sheet DS1004 Version 01.4a, January 2007 LatticeSC Family Data Sheet Introduction November 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
LVPECL33
SC115
PB68C
LFSCM3GA40EP1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data Sheet January 3, 2002 ORCA Series 4 FPGAs Introduction • Traditional I/O selections: — LVTTL and LVCMOS 3.3 V, 2.5 V, and 1.8 V I/Os. — Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. — Individually programmable drive capability:
|
Original
|
sink/12
DS01-174NCIP
DS01-024NCIP)
|
PDF
|
transistor pt36c
Abstract: stm cl-30 datasheet transistor pt36C transistor pt42c pt36c PT42C pt8a ap13.6 diode PT35c transistor PR25D
Text: Data Sheet March, 2003 ORCA Series 4 FPGAs Introduction • Traditional I/O selections: — LVTTL 3.3V and LVCMOS (2.5 V and 1.8 V) I/Os. — Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. — Individually programmable drive capability:
|
Original
|
sink/12
OR4E06-1BM680I
transistor pt36c
stm cl-30
datasheet transistor pt36C
transistor pt42c
pt36c
PT42C
pt8a
ap13.6 diode
PT35c transistor
PR25D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeSC Family Data Sheet DS1004 Version 01.3, August 2006 LatticeSC Family Data Sheet Introduction August 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
110mW
|
PDF
|
transistor pt36c
Abstract: PT18C datasheet transistor pt36C transistor pt42c pt36c pt35c transistor pt31C pt31c PL34C PT36c transistor
Text: Preliminary Data Sheet December 2000 ORCA Series 4 Field-Programmable Gate Arrays Programmable Features • ■ High-performance platform design. — 0.13 µm seven-level metal technology. — Internal performance of >250 MHz four logic levels . — I/O performance of >416 MHz for all user I/Os.
|
Original
|
DS01-024NCIP
DS00-221FPGA)
transistor pt36c
PT18C
datasheet transistor pt36C
transistor pt42c
pt36c
pt35c
transistor pt31C
pt31c
PL34C
PT36c transistor
|
PDF
|
|
|
pt36c equivalent
Abstract: PT21C CORE F5A k72 u2 128x8 rom
Text: Data Sheet April, 2002 ORCA Series 4 FPGAs Introduction • Traditional I/O selections: — LVTTL and LVCMOS 3.3 V, 2.5 V, and 1.8 V I/Os. — Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. — Individually programmable drive capability:
|
Original
|
OR4E062BM680-DB
OR4E061BA352-DB
OR4E061BM680-DB
OR4E04
OR4E06
DS01-174NCIP
DS01-024NCIP)
pt36c equivalent
PT21C
CORE F5A
k72 u2
128x8 rom
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeSC/M Family Data Sheet DS1004 Version 01.9, January 2008 LatticeSC/M Family Data Sheet Introduction January 2008 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
|
PDF
|
transistor pt36c
Abstract: PT35c transistor pt36c PT42C transistor pt42c T146 ap13.6 diode PT 9732 MPC8260 MPC860
Text: Data Sheet May, 2006 ORCA Series 4 FPGAs Introduction • Traditional I/O selections: — LVTTL 3.3V and LVCMOS (2.5 V and 1.8 V) I/Os. — Per pin-selectable I/O clamping diodes provide 3.3 V PCI compliance. — Individually programmable drive capability:
|
Original
|
sink/12
OR4E06-1BM680I
transistor pt36c
PT35c transistor
pt36c
PT42C
transistor pt42c
T146
ap13.6 diode
PT 9732
MPC8260
MPC860
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeSC/M Family Data Sheet DS1004 Version 02.0, March 2008 LatticeSC/M Family Data Sheet Introduction January 2008 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 139 to 942 I/Os
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
|
PDF
|
PB110C
Abstract: PB124A pt36C SCM15 BA5 904 AF P PL80B PR55D pr94a diode transistor pt36c transistor pt42c
Text: LatticeSC/M Family Data Sheet DS1004 Version 02.3, January 2010 LatticeSC/M Family Data Sheet Introduction January 2010 Data Sheet DS1004 Features – 1 to 7.8 Mbits memory – True Dual Port/Pseudo Dual Port/Single Port – Dedicated FIFO logic for all block RAM
|
Original
|
DS1004
DS1004
500MHz
700MHz
600Mbps
125Gbps)
1A-10
1152-ball
1704-ball
PB110C
PB124A
pt36C
SCM15
BA5 904 AF P
PL80B
PR55D
pr94a diode
transistor pt36c
transistor pt42c
|
PDF
|
transistor pt36c
Abstract: pt36c equivalent datasheet transistor pt36C transistor bc 5763 datasheet OR4E06 PT35c transistor pt36c transistor pt42c CD0308 OR4E02-1BA352I
Text: ORCA Series 4 FPGA Device Datasheet June 2010 All Devices Discontinued! Product Change Notifications PCNs #09-10 has been issued to discontinue all devices in this data sheet. The original datasheet pages have not been modified and do not reflect those changes.
|
Original
|
OR4E02
OR4E04
OR4E02-3BA352C
OR4E02-2BA352C
OR4E02-1BA352C
OR4E02-2BA352I
OR4E02-1BA352I
OR4E02-3BM416C
OR4E02-2BM416C
OR4E02-1BM416C
transistor pt36c
pt36c equivalent
datasheet transistor pt36C
transistor bc 5763 datasheet
OR4E06
PT35c transistor
pt36c
transistor pt42c
CD0308
OR4E02-1BA352I
|
PDF
|
PB97A
Abstract: PR45C pr77a
Text: LatticeSC/M Family Data Sheet DS1004 Version 02.4, December 2011 LatticeSC/M Family Data Sheet Introduction January 2010 Data Sheet DS1004 Features High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 139 to 942 I/Os • 700MHz global clock; 1GHz edge clocks
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
1A-10
1152-ball
1704-ball
PB97A
PR45C
pr77a
|
PDF
|
PB80D
Abstract: PR87A PR98A PR96A PB110C pr94a diode pt36C pr77a transistor pt36c transistor pt42c
Text: LatticeSC/M Family Data Sheet DS1004 Version 02.3, January 2010 LatticeSC/M Family Data Sheet Introduction January 2010 Data Sheet DS1004 Features – 1 to 7.8 Mbits memory – True Dual Port/Pseudo Dual Port/Single Port – Dedicated FIFO logic for all block RAM
|
Original
|
DS1004
DS1004
500MHz
700MHz
600Mbps
125Gbps)
1A-10
1152-ball
1704-ball
PB80D
PR87A
PR98A
PR96A
PB110C
pr94a diode
pt36C
pr77a
transistor pt36c
transistor pt42c
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeSC Family Data Sheet DS1004 Version 01.5, March 2007 LatticeSC Family Data Sheet Introduction March 2007 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os • 700MHz global clock; 1GHz edge clocks
|
Original
|
DS1004
DS1004
700MHz
600Mbps
125Gbps)
105mW
LFSC25
FF1020
LFSC80
|
PDF
|
CORE F5A
Abstract: No abstract text available
Text: Preliminary Data Sheet August 2000 m i c r o e le c t r o n ic s group Lucent Technologies Bell Labs Innovations ORCA Series 4 Field-Programmable Gate Arrays Programmable Features • High-performance platform design. — 0.13 pm seven-level metal technology.
|
OCR Scan
|
DS00-221FPGA
CORE F5A
|
PDF
|