Untitled
Abstract: No abstract text available
Text: NEC li PP70208H, 70216H 8. REFU REFRESH CONTROL UNIT The REFU generates refresh cycles required for refreshing of external D R AM . Refresh enabling/disabling and the refresh interval can be set programmably. 8.1 FEATURES • Lowest-priority refreshing/highest-priority refreshing
|
OCR Scan
|
PDF
|
PP70208H,
70216H
16-bit
V40HL)
V50HL)
|
UPD70208H
Abstract: V40HL PD70208H
Text: NEC ¿¿PD70208H, 70216H 15. INSTRUCTION SET Table 15-1 Operand Type Legend Description Identifier reg 8/16-bit general register destination register in an instruction using tw o 8/16-bit general registers reg' Source register in an instruction using tw o 8/16-bit general registers
|
OCR Scan
|
PDF
|
uPD70208H
uPD70216H
8/16-bit
16-bit
mem16
mem32
imm16
V40HL
PD70208H
|
UPD70208H
Abstract: TQFP 14X20
Text: NEC //PD70208H, 70216H 17. PACKAGE DRAWINGS 80 PIN PLASTIC QFP 14x20 64 |65 ill I 41 40 detail of lead end 80 ' 1 H Ifr l I I n ra n P80GF-80-3B9-2 INCHES A 23.6±0.4 0 .9 2 9 *0 .0 1 6 B 2 0 .0 *0 .2 0.795toooi C 14 .0*0 .2 D 17 .6*0 .4 0 .6 9 3 *0 .0 1 6
|
OCR Scan
|
PDF
|
uPD70208H
uPD70216H
14x20)
P80GF-80-3B9-2
795toooi
071tg
S80GK-50-9EU
PP70208H,
70216H
P68L-50A1-2
TQFP 14X20
|
Untitled
Abstract: No abstract text available
Text: /¿PP70208H, 70216H NEC 3. CPU The CPU has the same functions as the V 2 0 H L and V 30 H L™ . In hardware terms, there are some changes regarding the use of the bus with on-chip peripherals, but in software terms the CPU is fully compatible. The internal block diagram of the CPU is shown in Fig. 3-1.
|
OCR Scan
|
PDF
|
PP70208H,
70216H
V40HL
V50HL
|
d70208l
Abstract: D70208GF-8-3B9 D70208GF-10-3B9 uPD70216 "pin compatible" d70208gf MPD70216 PD70208L nec V20 microcontroller PD70216GF PD70208
Text: DATA SHEET MOS INTEGRATED CIRCUIT ¿PD70208,70208 A , 70216.70216(A) V40 , V50™ 16/8, 16-BIT MICROPROCESSOR DESCRIPTION The ¿¡PD70208 (V40) is a 16/8-bit microprocessor of 16-bit architecture provided with an 8-bit data bus. The /¿PD70216 (V50) is a 16-bit microprocessor of 16-bit architecture provided with a 16-bit data bus.
|
OCR Scan
|
PDF
|
uPD70208
uPD70216
V40TM,
V50TM
16-BIT
PD70208
16/8-bit
d70208l
D70208GF-8-3B9
D70208GF-10-3B9
uPD70216 "pin compatible"
d70208gf
MPD70216
PD70208L
nec V20 microcontroller
PD70216GF
PD70208
|
uPD71051
Abstract: No abstract text available
Text: NEC /¿PP70208H, 70216H 10. SCU SERIAL CONTROL UNIT The SCU perform s control of serial com m unication (asynchronous). Its functions are a subset o f the /iPD71051 excluding synchronous com m unication. Also, w hat was the control w ord register in the /iPD71051 has been divided
|
OCR Scan
|
PDF
|
PP70208H,
70216H
uPD71051
/iPD71051
|
NEC V50 hardware
Abstract: D70208 PD70208L PD70208 U10154E uPD70216 PD70208GF UPD70208L-10 PP70208 70216GF-10-3B9
Text: DATA SHEET MOS INTEGRATED CIRCUIT jJ*D70208,70208 A , 70216,70216 (A) V40 , V50™ 1 6 /8 ,16-BIT MICROPROCESSOR DESCRIPTION The //PD70208 (V40) is a 16/8-bit microprocessor of 16-bit architecture provided with an 8-bit data bus. The /iPD70216 (V50) is a 16-bit microprocessor of 16-bit architecture provided with a 16-bit data bus.
|
OCR Scan
|
PDF
|
D70208
V40TM
V50TM
16-BIT
uPD70208
16/8-bit
uPD70216
NEC V50 hardware
PD70208L
PD70208
U10154E
PD70208GF
UPD70208L-10
PP70208
70216GF-10-3B9
|
uPD71071
Abstract: No abstract text available
Text: NEC ¿¿PP70208H, 70216H 12. DMAU DMA CONTROL UNIT The DMAU has 4 DMA channels, and provides the functions (subset) o f tw o LSIs, the /iPD71071 and //PD71037. 12.1 FEATURES • Two operating modes (pPD71071 mode, /iPD71037 mode) • 20-bit address register
|
OCR Scan
|
PDF
|
PP70208H,
70216H
uPD71071
uPD71037
/iPD71037
20-bit
16-bit
/tPD71037
PD71071
|
D70216
Abstract: PD70208H-12 UPD70208H uPD70216 MPD70216 PD70208H
Text: NEC /¿PP70208H, 70216H 16. ELE C TR IC A L S P E C IFIC A TIO N S •Applied s ta n d a rd -The electrical characteristics shown below are applied to devices other than the old models conform ing
|
OCR Scan
|
PDF
|
PP70208H,
70216H
uPD70208H
uPD70216H-10
uPD70216H-12
uPD70216H-16
-A19/PS3
A8-A15
V40HL
D70216
PD70208H-12
uPD70216
MPD70216
PD70208H
|
Untitled
Abstract: No abstract text available
Text: NEC /¿PP70208,70208 A , 70216, 70216 (A) 12. DMAU (DMA CONTROL UNIT) The DMAU has 4 DMA channels, and is a subset of the //PD71071 12.1 FEATURES • • • • • • • • • • • • • 20-bit address register 16-bit count register Four independent DMA channels
|
OCR Scan
|
PDF
|
PP70208
uPD71071
20-bit
16-bit
|
D70208
Abstract: IEM-906 PD70208 IEU-804 uPD70208 PD70216L highnote K6 nec V40 microcontroller PD71071 V40HL
Text: DATA SHEET MOS INTEGRATED CIRCUIT /JPD70208,70208 A , 70216,70216 (A) V40 , V50™ 16/8, 16-BIT MICROPROCESSOR DESCRIPTION The ¿/PD70208 (V40) is a 16/8-bit microprocessor of 16-bit architecture provided with an 8-bit data bus. The /iPD70216 (V50) is a 16-bit microprocessor of 16-bit architecture provided with a 16-bit data bus.
|
OCR Scan
|
PDF
|
uPD70208
uPD70216
V40TM
V50TM
16-BIT
/PD70208
16/8-bit
D70208
IEM-906
PD70208
IEU-804
PD70216L
highnote K6
nec V40 microcontroller
PD71071
V40HL
|
IEU 804
Abstract: ieu-804
Text: DATA SHEET MOS INTEGRATED CIRCUIT /J P D 7 0 2 0 8 H , 7 0 2 1 6 H V40HL , V50HL™ 1 6 /8 ,16-BIT MICROPROCESSOR DESCRIPTION The ¿iPD70208H V40HL is a high-speed, low-power 16-/8-bit microprocessor based on the //PD70208 (V40™) with 16-bit architecture, 8-bit data bus, and general-purpose peripheral functions.
|
OCR Scan
|
PDF
|
V40HLâ
V50HLâ
16-BIT
iPD70208H
V40HL)
16-/8-bit
//PD70208
PD70216H
V50HL)
IEU 804
ieu-804
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT ELECTRON DEVICE V40HL 16/8-BIT MICROPROCESSOR D ESCRIPTIO N The /iPD70208H V40HL 16/8-bit microprocessor is a high-speed, low-power version of the /¿PD70208 (V40™ ). The /iPD70208H offers 16 MHz operation, and in addition to the conventional standby functions, also allows
|
OCR Scan
|
PDF
|
V40HLâ
16/8-BIT
/iPD70208H
V40HL)
PD70208
/iPD70208H
/iPD70216H
V50HLâ
16-bit
|
PD71059
Abstract: No abstract text available
Text: NEC ¿¿PP70208, 70208 A , 70216, 70216 (A) 16. E L E C T R IC A L S P E C IF IC A T IO N S — Applied m a sk electrical characteristics shown below are applied to devices other than the old models conforming to E and
|
OCR Scan
|
PDF
|
PP70208,
PD70208,
/IPP70208,
A16/PS0-A19/PS3,
A8-A15
AD0-AD15
PD71059
|
|
|
Untitled
Abstract: No abstract text available
Text: NEC /¿PP70208, 70208 A , 70216, 70216 (A) 17. P A C K A G E DRAW IN G S 80 PIN P L A S T IC Q FP (14x20) detail of lead end in •H P 8 0 G F-80-3B9-2 NOTE E a c h lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at m axim um material condition.
|
OCR Scan
|
PDF
|
14x20)
PP70208,
F-80-3B9-2
031lo
006tg
|
rtl 8112
Abstract: D70216 nec v40 kaf 401 VP15-367-3 32tfv PD70208HGK-16-9EU BS211 PD71054 16-3B9
Text: 7 s— $ ‘ y — h NEC M O S * » i]& MOS Integrated Circuit P D 7 0 2 0 8 H ,7 0 2 1 6 H V40HL , V50HL™ 16/ 8, 16k '-y K • V - f Ï U - f n - k y - ÿ fi P D 70208H S IJ ^ ^ V 4 0 H L itt L-/c ^ P D 7 0 2 0 8 It, 1 6 ti v (S U £ fô V 4 0 ™ )
|
OCR Scan
|
PDF
|
V50HLTM
70208H
uPD70216H
PD70216
V40HL,
V50HLIÌ
rtl 8112
D70216
nec v40
kaf 401
VP15-367-3
32tfv
PD70208HGK-16-9EU
BS211
PD71054
16-3B9
|
Untitled
Abstract: No abstract text available
Text: NEC ¿/PD70208,70208 A , 70216,70216 (A) 7. WCU (WAIT CONTROL UNIT) The WCU has the function of automatically inserting a wait state (TW) of 0 to 3 clock cycles in a CPU, DMAU or REFU bus cycle. 7.1 • • • • • FEATURES Automatic setting of 0 to 3 waits for a CPU memory bus cycle
|
OCR Scan
|
PDF
|
uPD70208
uPD70216
PP70208,
|
uPD70216
Abstract: No abstract text available
Text: NEC ¿¿PP70208, 70208 A , 70216, 70216 (A) 15. INSTRUCTION SET Table 15-1. Operand Type Legend Identifier Description reg 8/16-bit general register reg' Source register in an instruction using tw o 8/16-bit general registers reg8 8-bit general register (destination register in an instruction using two 8/16-bit general registers)
|
OCR Scan
|
PDF
|
PP70208,
8/16-bit
reg16
16-bit
reg16'
mem32
PD70208,
uPD70216
|
nec 11
Abstract: No abstract text available
Text: NEC /¿PP70208,70208 A , 70216, 70216 (A) 11. ICU (INTERRUPT CONTROL UNIT) The ICU arbitrates among up to 8 interrupt requests (maskable interrupts) generated inside and outside the V40 and V50, and transfers one of them to the CPU. The ICU functions comprise the functions of the V40 and V50 minus those
|
OCR Scan
|
PDF
|
PP70208
PD71059
nec 11
|