Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PMAO Search Results

    SF Impression Pixel

    PMAO Price and Stock

    ADDON 407-BBPM-AO

    ADDON DELL 407-BBPM COMPATIBLE TAA COMPLIANT 10GBASE-SR SFP+ TRANSCEIVER (MMF, 8
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    NAC 407-BBPM-AO 16,483 1
    • 1 $80.34
    • 10 $80.34
    • 100 $80.34
    • 1000 $80.34
    • 10000 $80.34
    		Buy Now

    ADDON FTLC9558REPM-AO

    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    NAC FTLC9558REPM-AO 6,819 1
    • 1 $656.54
    • 10 $656.54
    • 100 $656.54
    • 1000 $656.54
    • 10000 $656.54
    		Buy Now

    ADDON 470-ABPM-AO

    ADDON DELL 470-ABPM COMPATIBLE TAA COMPLIANT 100GBASE-AOC QSFP28 TO QSFP28 DIREC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    NAC 470-ABPM-AO 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    ADDON FTLC9551REPM-AO

    FTLC9551REPM FINISAR COMPAT TAA XCVR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    NAC FTLC9551REPM-AO 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    ADDON FTLC9555FEPM-AO

    FINISAR FTLC9555FEPM COMP QSFP28 MPO
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    NAC FTLC9555FEPM-AO 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    PMAO Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    schiele

    Abstract: pmao schiele interbus rs 485 cable modbus
    Text: E031034 000623 Process module analog output PMAO Operation Design The PMAO module converts digital values into analog values and transfers them to the corresponding channel. Each of these channels can be set to one of three possible ranges. Connection 24 V DC


    Original     		PDF E031034 IEC68-2-6 schiele pmao schiele interbus rs 485 cable modbus

    CI 45 Operating Manual English

    Abstract: ADAM-4520 NICR-NI thermocouple 9407-998-00001 uniflex ci Adam 4520 Off-999 uniflex PMA Uniflex ci 4503
    Text: PMA Prozeß- und Maschinen-Automation GmbH UNIFLEX CI 45 universal transmitter UNIFLEX CI 45 UNIFLEX CI 45 Operating manual English rail line 9499-040-71711 Valid from: 06/2009 û BlueControl Ò More efficiency in engineering, more overview in operating: â


    Original     		PDF D-34058 CI 45 Operating Manual English ADAM-4520 NICR-NI thermocouple 9407-998-00001 uniflex ci Adam 4520 Off-999 uniflex PMA Uniflex ci 4503

    diodo zener 5.1 B2

    Abstract: AK4642 ALC Automatic Level Control hi bass boost AK4537 AK4631 AK4642EN AKD4642 diodo -3
    Text: ASAHI KASEI [AK4642EN] AK4642EN Stereo CODEC with MIC/HP/SPK-AMP GENERAL DESCRIPTION The AK4642 features a stereo CODEC with a built-in Microphone-Amplifier, Headphone-Amplifier and Speaker-Amplifier. Input circuits include a Microphone-Amplifier and an ALC Auto Level Control circuit


    Original     		PDF AK4642EN] AK4642EN AK4642 32pin -54dB, 375dB MS0420-E-00 diodo zener 5.1 B2 ALC Automatic Level Control hi bass boost AK4537 AK4631 AK4642EN AKD4642 diodo -3

    texas handbook

    Abstract: 1008-B
    Text: Section I. Stratix II GX Transceiver User Guide This section provides information on the configuration modes for Stratix II GX devices. It also includes information on testing, Stratix II GX port and parameter information, and pin constraint information.


    Original     		PDF

    cd 1619 CP

    Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    2620d

    Abstract: AK4642 AK4537 AK4631 AK4642EN AKD4642 piezo speaker AK4642A AK4642EN7
    Text: ASAHI KASEI [AK4642EN] AK4642EN Stereo CODEC with MIC/HP/SPK-AMP 概 要 AK4642はヘッドフォンスピーカアンプを内蔵したステレオCODECです。入力にはマイクアンプ及び ALC Auto Level Control 回路を内蔵し、出力にはヘッドフォンアンプ及びスピーカアンプを内蔵してお


    Original     		PDF AK4642EN] AK4642EN AK4642 32pin QFN23 -54dB, 375dB 32kHz, 48kHz) 2620d AK4642 AK4537 AK4631 AK4642EN AKD4642 piezo speaker AK4642A AK4642EN7

    AK4634EN

    Abstract: AK4634VN 91h5 akd4634 AK4634 AKM4634VN 32QFN AK4633 AK4634ECB 14BEEP
    Text: [AK4634] AK4634 16-Bit Mono CODEC with ALC & MIC/SPK-AMP 概 要 AK4634はマイクアンプスピーカアンプを内蔵した16bit モノラルCODECです。入力にはマイクアン プ及びALC Automatic Level Control 回路を内蔵し、出力にはスピーカアンプを内蔵しています。スピー


    Original     		PDF AK4634] AK4634 16-Bit AK463416bit 32QFN AK4634EN, AK4634VN) AK4634ECB) -54dB, AK4634EN AK4634VN 91h5 akd4634 AK4634 AKM4634VN AK4633 AK4634ECB 14BEEP

    crpa

    Abstract: HD-SDI over sdh SSTL-15 HIV54001-1 SSTL-18 HC4GX35FF1517N M144K
    Text: HardCopy IV Device Handbook, Volume 4 101 Innovation Drive San Jose, CA 95134 www.altera.com HC4_H5V4-1.0 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    UM0306

    Abstract: smartcard mcu
    Text: UM0306 Reference manual STM32F101xx and STM32F103xx advanced ARM-based 32-bit MCUs Introduction This Reference Manual targets application developers. It provides complete information on how to use the STM32F101xx and ST32M103xx microcontroller memory and peripherals.


    Original     		PDF UM0306 STM32F101xx STM32F103xx 32-bit ST32M103xx STM32F10x UM0306 smartcard mcu

    pc keyboard ic

    Abstract: altera stratix ii ep2s60 circuit diagram bc 327 K.D carrier detect phase shift finder 15.21 pcie gen 2 payload SIIGX52006-1 free transistor equivalent book DIODE ED 34 transistor bd 242
    Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    Chapter 3 Synchronization

    Abstract: 8B10B OC48 mode-10-bit altgx basic mode
    Text: 1. ALTGX Transceiver Setup Guide SIV53001-4.0 This chapter describes the options you can choose in the ALTGX MegaWizard Plug-In Manager in the Quartus II software to configure Stratix® IV GX and GT devices in different functional modes. The MegaWizard Plug-In Manager in the Quartus II software creates or modifies


    Original     		PDF SIV53001-4 Chapter 3 Synchronization 8B10B OC48 mode-10-bit altgx basic mode

    10G BERT

    Abstract: circuit diagram of rf transmitter and receiver HD-SDI over sdh SDH 209 remote control transmitter and receiver circuit 5 channel RF transmitter and Receiver circuit CDR 211 AC circuit diagram of PPM transmitter and receiver circuit diagram video transmitter and receiver core i3 mother board circuit
    Text: Stratix IV Device Handbook Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V2-4.1 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    106MH

    Abstract: AK4631 AK4632 AK4632VN AKD4632 F10U REF60
    Text: ASAHI KASEI [AK4632] AK4632 16-Bit ∆Σ Mono CODEC with ALC & MIC/SPK/Video-AMP 概 要 AK4632はマイクアンプスピーカアンプ、ビデオアンプを内蔵した16bit モノラルCODECです。入力 にはマイクアンプ及びALC Automatic Level Control 回路を内蔵し、出力にはスピーカアンプを内蔵して


    Original     		PDF AK4632] AK4632 16-Bit AK463216bit 32pin 16-Bit -115dB, 150mW@ 400mW 2896MHz, 106MH AK4631 AK4632 AK4632VN AKD4632 F10U REF60

    HD-SDI over sdh

    Abstract: pcie Gen2 payload tx2/rx2 HIV53001-1
    Text: Section I. Transceiver Architecture This section provides a description of transceiver architecture and dynamic reconfiguration for the HardCopy IV device family. This section includes the following chapters: • Chapter 1, HardCopy IV GX Transceiver Architecture


    Original     		PDF

    atx power supply schematic dc

    Abstract: Chapter 3 Synchronization H146 vhdl code for phase frequency detector for FPGA 8B10B OC48 sdi verilog code VHDL Coding for Pulse Width Modulation
    Text: Stratix IV Device Handbook Volume 3 101 Innovation Drive San Jose, CA 95134 www.altera.com SIV5V3-4.0 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    free transistor equivalent book

    Abstract: HD-SDI over sdh 3D123 CEI 23-16 Chapter 3 Synchronization diode handbook GX 010 texas handbook transistor DATA REFERENCE handbook vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    MP21608S221A

    Abstract: UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB
    Text: Virtex-5 FPGA RocketIO GTX Transceiver User Guide UG198 v2.1 November 17, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG198 MP21608S221A UG198 FERRITE-220 GTX tile oversampling recovered clock ROSENBERGER verilog code for linear interpolation filter aurora GTX BLM15HB221SN1 gearbox rev maxim DVB

    ug196

    Abstract: johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1
    Text: Virtex-5 FPGA RocketIO GTP Transceiver User Guide UG196 v2.0 June 10, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG196 ug196 johnson tiles GTX tile oversampling recovered clock XC5VLX30T-FF323 aurora GTX ROSENBERGER XC5VSX50TFF665 2F-15 UCF virtex-4 BLM15HB221SN1

    ADSP-2100

    Abstract: PROM BURNER ADDS-2110 dma13 ADSP-2100A ADSP-2100AJG ADSP-2100AKG ADSP-2100JG ADSP-2100JP ADSP-2100KG
    Text: ANALOG DEVICES FEATURES Pin- and Code-Com patible DSP Microprocessors ADSP-2100, 6.144M Hz and 8.192M Hz ADSP-2100A, 10.24M Hz and 12.5MHz Separate Program and Data Buses, Extended Off-Chip Single-Cycle Direct Access to 16K x 16 of Data M em ory Single-Cycle Direct Access to 32K x 24 of Program


    OCR Scan     		PDF ADSP-2100, 144MHz 192MHz ADSP-2100A, 24MHz PMD12 PMD11 PMD10 ADSP-2100 P-100 PROM BURNER ADDS-2110 dma13 ADSP-2100A ADSP-2100AJG ADSP-2100AKG ADSP-2100JG ADSP-2100JP ADSP-2100KG

    Untitled

    Abstract: No abstract text available
    Text: The program memory PMD, PMA buses and data memory (DMA, DMD) buses extend off-chip to provide direct connections to external memories. The DMD bus is the primary bus for routing data internally and to/from external data memory. The 14-bit DMA bus provides direct addressing of 16K x 16 of external


    OCR Scan     		PDF 14-bit

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES □ 32/40-Bit IEEE Floating-Point DSP Microprocessor ADSP-21020 FE A T U R E S Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture M axim izes Signal Processing Performance 30 ns, 33.3 M IP S Instruction Rate. Single-Cycle


    OCR Scan     		PDF 32/40-Bit ADSP-21020 1024-Point 32-Blt 40-Bit 32-Bit 80-Bit G-223

    DM024

    Abstract: No abstract text available
    Text: ANALOG DEVICES 32/40-Bit IEEE Floating-Point DSP Microprocessor □ ADSP-21020 1.1 Scope. This specification covers the detail requirements for a monolithic CMOS 32/40-bit floating-point DSP microprocessor. 1.2 Part Number. The complete pan number per Table 1 of this specification is as follows:


    OCR Scan     		PDF 32/40-Bit ADSP-21020 ADSP-21020TG-80/883B ADSP-21020TG-100/883B ADSP-21020TG-120/883B G-223A 223-Lead DM024

    Untitled

    Abstract: No abstract text available
    Text: 32/40-Bit IEEE Floating-Point DSP Microprocessor ADSP-21020 ANALOG DEVICES FUNCTIONAL BLOCK DIAGRAM FEATURES Superscalar IEEE Floating-Point Processor Off-Chip Harvard Architecture Maxim izes Signal Processing Performance 30 ns, 33.3 MIPS Instruction Rate, Single-Cycle


    OCR Scan     		PDF 32/40-Bit ADSP-21020 1024-Point 32-Bit 40-Bit 80-Bit 223-Lead

    Untitled

    Abstract: No abstract text available
    Text: & CROCH.P P I C 1 6 C 7 1 / 7 7 7 / 7 7 1 18/20-Pin, 8-Bit CMOS Microcontrollers with 10/12-Bit A/D Microcontroller Core Features: Pin Diagram • High-performance RISC CPU 20-Pin PDIP, SOIC, SSOP • Only 35 single word instructions to learn R A 0 /A N 0 -W


    OCR Scan     		PDF 18/20-Pin, 10/12-Bit 20-Pin DS41120A-page