ta 8206
Abstract: No abstract text available
Text: DATASHEET IDT5V19EE903 EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR Description Features: The IDT5V19EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V19EE903
IDT5V19EE903
400kHz)
ta 8206
|
PDF
|
ICS954141CFLF
Abstract: ics954310bglf ICS9LPRS552AGLF ICS9LPR316AGLF ics952617 ICS954206AGLF ICS9LP505 ICS9LP505-2 ICS954123BFLF L0607
Text: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA 95138 PRODUCT/PROCESS CHANGE NOTICE PCN PCN #: L-0607-01R1 Product Affected: Date Effective: Contact: Title: Phone #: Fax #: E-mail: DATE: 6-Oct-06 MEANS OF DISTINGUISHING CHANGED DEVICES:
|
Original
|
L-0607-01R1
6-Oct-06
ICS9LPRS588CGLF
ICS9P750CGLF
ICS9P929CFLF
ICS9P935AFLF
ICS9P936AFLF
ICS9P956AFLF
ICS954141CFLF
ics954310bglf
ICS9LPRS552AGLF
ICS9LPR316AGLF
ics952617
ICS954206AGLF
ICS9LP505
ICS9LP505-2
ICS954123BFLF
L0607
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V19EE901 EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR Description Features The IDT5V19EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V19EE901
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V49EE901 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE901
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V19EE903 EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR Description Features The IDT5V19EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V19EE903
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V49EE903 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE903
|
PDF
|
93V855A
Abstract: No abstract text available
Text: ICS93V855 Integrated Circuit Systems, Inc. DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Product Description/Features: • Low skew, low jitter PLL clock driver • External feedback pins for input to output synchronization
|
Original
|
ICS93V855
650ps
950ps
93V855AG
93V855AGI
93V855AGIT
93V855AGLF
PGG28)
93V855AGLFT
93V855A
|
PDF
|
PYG28
Abstract: 9db106bglf CK409 PGG28
Text: ICS9DB106 Integrated Circuit Systems, Inc. 6 Output PCI Express* Buffer with CLKREQ# Function Pin Configuration Output Features: • 6 - 0.7V current mode differential output pairs HSCL • SMBus for complete device control Key Specifications: • Cycle-to-cycle jitter < 35ps
|
Original
|
ICS9DB106
PYG28)
9DB106BFLFT
9DB106BGLF
PGG28)
9DB106BGLFT
9DB106CFLF
PYG28
CK409
PGG28
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V49EE903 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE903
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V49EE903 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE903
|
PDF
|
IDT5V49EE901
Abstract: No abstract text available
Text: DATASHEET IDT5V49EE901 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE901
|
PDF
|
IDT5V49EE901
Abstract: 5v49ee901
Text: DATASHEET IDT5V49EE901 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE901
IDT5V49EE901
5v49ee901
|
PDF
|
IDT5V49EE901
Abstract: 80-XX1
Text: DATASHEET IDT5V49EE901 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE901
80-XX1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V19EE903 EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR Description Features The IDT5V19EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V19EE903
|
PDF
|
|
|
93V855A
Abstract: 93V855AGLF
Text: ICS93V855I Integrated Circuit Systems, Inc. Preliminary Product Preview DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Switching Characteristics: • CYCLE - CYCLE jitter:<75ps • OUTPUT - OUTPUT skew: <60ps • Output Rise and Fall Time: 650ps - 950ps
|
Original
|
ICS93V855I
650ps
950ps
93V855AG
93V855AGI
93V855AGIT
93V855AGLF
PGG28)
93V855AGLFT
93V855A
|
PDF
|
5V49EE901P
Abstract: No abstract text available
Text: DATASHEET IDT5V49EE901 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE901
5V49EE901P
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V49EE901 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE901
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V19EE901 EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR Description Features The IDT5V19EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V19EE901
|
PDF
|
k070711
Abstract: No abstract text available
Text: DATASHEET IDT5V49EE903 EEPROM PROGRAMMABLE CLOCK GENERATOR Description Features The IDT5V49EE903 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V49EE903
k070711
|
PDF
|
F 9214
Abstract: No abstract text available
Text: ICS9214 Integrated Circuit Systems, Inc. Rambus TM TM XDR Clock Generator General Description Features The ICS9214 clock generator provides the necessary clock TM signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock source is a reference
|
Original
|
ICS9214
ICS9214
9214DGLF
PGG28)
9214DGLFT
F 9214
|
PDF
|
93V855A
Abstract: No abstract text available
Text: ICS93V855I Integrated Circuit Systems, Inc. DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Pin Configuration Switching Characteristics: • CYCLE - CYCLE jitter:<75ps • OUTPUT - OUTPUT skew: <60ps • Output Rise and Fall Time: 650ps - 950ps
|
Original
|
ICS93V855I
650ps
950ps
93V855AG
93V855AGI
93V855AGIT
93V855AGLF
PGG28)
93V855AGLFT
93V855A
|
PDF
|
F 9214
Abstract: 0809E
Text: ICS9214 Integrated Circuit Systems, Inc. Rambus TM TM XDR Clock Generator General Description Features The ICS9214 clock generator provides the necessary clock TM signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock source is a reference
|
Original
|
ICS9214
ICS9214
9214DGLF
PGG28)
9214DGLFT
F 9214
0809E
|
PDF
|
differential buffer for pci-express
Abstract: clock buffer pci-express
Text: ICS9DB206 Advance Information Integrated Circuit Systems, Inc. Zero Delay Buffer for PCI-Express Pin Configuration Output Features: • 6 - 0.7V current mode differential output pairs HSCL • OE pins control output pairs (0:2) and (3:5) • Output pair 0 always tracks the input frequency
|
Original
|
ICS9DB206
9DB206CF
9DB206CFLF
PYG28)
9DB206CFLFT
9DB206CFT
9DB206CL
9DB206CLLF
PGG28)
differential buffer for pci-express
clock buffer pci-express
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DATASHEET IDT5V19EE901 EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR Description Features The IDT5V19EE901 is a programmable clock generator intended for high performance data-communications, telecommunications, consumer, and networking applications. There are four internal PLLs, each individually
|
Original
|
IDT5V19EE901
|
PDF
|