Programmable
Abstract: No abstract text available
Text: 4-Bit Programmable 10K ECL Logic Delay Line The 4-Bit Programmable 10K ECL Logic Delay Lines manufactured by Engineered Components Company are designed to provide output waveforms that reproduce the input waveform after a set amount of delay time has elapsed. The final delay of the output waveform can be
|
Original
|
MIL-HDBK-217,
50VDC
130mA
98VDC
265uA
63VDC
96VDC
65VDC
Programmable
|
PDF
|
Programmable
Abstract: No abstract text available
Text: 4-Bit Programmable 100K ECL Logic Delay Line The 4-Bit Programmable 100K ECL Logic Delay Lines manufactured by Engineered Components Company are designed to provide output waveforms that reproduce the input waveform after a set amount of delay time has elapsed. The final delay of the output waveform can be
|
Original
|
MIL-HDBK-217,
140mA
165VDC
350uA
475VDC
025VDC
625VDC
Programmable
|
PDF
|
Programmable
Abstract: No abstract text available
Text: 3-Bit Programmable 10K ECL Logic Delay Line The 3-Bit Programmable 10K ECL Logic Delay Lines manufactured by Engineered Components Company are designed to provide output waveforms that reproduce the input waveform after a set amount of delay time has elapsed. The final delay of the output waveform
|
Original
|
98VDC
750uA
PECLDL-3-50
63VDC
-750uA
96VDC
65VDC
Programmable
|
PDF
|
Programmable
Abstract: No abstract text available
Text: 8-Bit Programmable 10K ECL Logic Delay Line The 8-Bit Programmable 10K ECL Logic Delay Lines manufactured by Engineered Components Company are designed to provide output waveforms that reproduce the input waveform after a set amount of delay time has elapsed. The final delay of the output waveform can be
|
Original
|
MIL-HDBK-217,
50VDC
250mA
98VDC
265uA
63VDC
96VDC
65VDC
Programmable
|
PDF
|
Programmable
Abstract: No abstract text available
Text: 6-Bit Programmable 10K ECL Logic Delay Line The 6-Bit Programmable 10K ECL Logic Delay Lines manufactured by Engineered Components Company are designed to provide output waveforms that reproduce the input waveform after a set amount of delay time has elapsed. The final delay of the output waveform can be
|
Original
|
MIL-HDBK-217,
50VDC
165mA
98VDC
265uA
63VDC
96VDC
65VDC
Programmable
|
PDF
|
PECLDL
Abstract: delay line 400ns
Text: lowprofile ECL COMPATIBLE 4-BIT RAMMABLE DELAY LINE # ECL input and output levels # Delays stable and precise # 32-pin DIP package .250 high # Available in delays up to 760ns The Logic Delay Lines are digitally programmable by the presence of either a " 1 " or a " 0 " at each of the programming
|
OCR Scan
|
32-pin
760ns
/030180R
PECLDL
delay line 400ns
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ECL100K COMPATIBLE 4-BIT RAMMABLE DELAY LINE ECL 100K input and output levels Delays stable and precise 24-pin DIP package .375 high The Available in delays up to 77.8ns Logic Delay Lines are digitally programmable by the presence of either a " 1 " or a " 0 " at each o f the programming
|
OCR Scan
|
ECL100K
24-pin
|
PDF
|
delay line 400ns
Abstract: No abstract text available
Text: lowprofile ECL COMPATIBL 8-BIT PROGRAMMABLE LOGIC DELAY LINE ECL input and output levels Delays stable and precise 64-pin D IP package .2 5 0 high Available in delays up to 1287ns Available in 5 delay steps w ith resolution from 1ns to 5ns Propagation delays fu lly compensated
|
OCR Scan
|
64-pin
1287ns
delay line 400ns
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lowprofile ECL COMPATIBLE 6-BIT PROGRAMMABLE LOGIC DELAY LINE # ECL input and output levels # Delays stable-and precise # 48-pin DIP package .2 5 0 high # Available in delays up to 323ns # Available in 5 delay steps with resolution from 1 to 5ns # Propagation delays fully compensated
|
OCR Scan
|
48-pin
323ns
C/031580R
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ECL100K COMPATIBLE 4-BIT PROGRAMMABLE LOGIC DELAY LINE # E C L 1 0 0 K in p u t and o u tp u t levels # Delays stable and precise # 24-pin D IP package .3 7 5 high # A vailable in delays up to 77.8ns # A vailable in 18 delay steps w ith resolution The fro m 0.1 to 5.0ns
|
OCR Scan
|
ECL100K
24-pin
/040180R
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lowprofile ECL COMPATIBL 6-BIT PROGRAMMABLE LOGIC DELAY LINE ECL input and output levels Delays stable and precise 48-pin D IP package .2 50 high Available in delays up to 323ns Available in 5 delay steps with resolution from 1 to 5ns Propagation delays fully compensated
|
OCR Scan
|
48-pin
323ns
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lowprofile ECL COMPATIBL 4-BIT PROGRAMMABLE LOGIC DELAY LINE ECL input and output levels Delays stable and precise 32-pin DIP package .250 high Available in delays up to 760ns Available in 18 delay steps with resolution from 1 to 50ns Propagation delays fully compensated
|
OCR Scan
|
32-pin
760ns
PECLDL-10-45
PECLDL-10-50
/030180R
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ECLÎOOK COMPATIBLE 4-BIT PROGRAMMABLE LOGIC DELAY LINE • E C L 100K input and output levels • Delays stable and precise • 24-pin D IP package .375 high • Available in delays up to 77.8ns • Available in 18 delay steps with resolution from 0.1 to 5.0ns
|
OCR Scan
|
24-pin
/040180R
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lowprfie ECL COMPATIBL 4-BIT # # ECL input and output levels PROGRAMMABLE LOGIC DELAY LINE T h e L o gic D e lay Lines are d ig ita lly p ro g ra m m a b le b y the pre sen ce o f e ith e r a Delays stable and precise " 1 " o r a " 0 " a t e a ch o f th e p ro g ra m m in g
|
OCR Scan
|
32-pin
760ns
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: lewprofile ECL COMPATIBL 3-BIT PROGRAMMABLE LOGIC DELAY LINE ECL input and output levels The Delays stable and precise Logic Delay Lines are digitally programmable by the presence of either a " 1 " or a " 0 " at each of the programming 16-pin DIP package .250 high
|
OCR Scan
|
16-pin
353ns
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lowprofile ECL COMPATIBL 6-BIT PROGRAMMABLE LOGIC DELAY LINE # ECL in p u t and o u tp u t levels # Delays stable and precise p ins. S in c e th e in p u t a n d th e o u tp u t te rm in a ls are fix e d a n d th e p ro g ram m in g is a c c o m p lis h e d o n ly b y D C v o lta g e le v e ls , p ro
|
OCR Scan
|
323ns
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lowprofile ECL COM PATIBLE 8-BIT DELAY LINE • ECL input and output levels • Delays stable and precise • 64-pin DIP package .250 high # Available in delays up to 1287ns # Available in 5 delay steps w ith resolution from 1ns to 5ns # Propagation delays fu lly compensated
|
OCR Scan
|
64-pin
1287ns
250ma
265ua
|
PDF
|
Untitled
Abstract: No abstract text available
Text: lowprofile ECL COMPATIBLE 3-BIT # ECL input and output levels % Delays stable and precise # 16-pin D IP package .2 50 high pins. # Available in delays up to 353ns p rogram m ing is accom plished o n ly # The D ela y Lines are d ig ita lly p ro g ram m a b le
|
OCR Scan
|
16-pin
353ns
|
PDF
|
