Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PARAGON PLUS Search Results

    PARAGON PLUS Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    EVAL-ADUCM310QSPZ Analog Devices Quick Start Plus Kit Visit Analog Devices Buy

    PARAGON PLUS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    e/RJ48C

    Abstract: No abstract text available
    Text: parallel measurements for Ethernet & IP Mobile Backhaul test multiple Slave and Boundary Clocks simultaneously Save on time and equipment with the Calnex Paragon - t 1588v2 Paragon-t at-a-glance 4 ports Sync-E clock measurement 1GbE, 100BT 4 ports clock measurement


    Original     		PDF 1588v2 100BT 10MHz, 1588v2 RJ48C) ToD/RS-232 e/RJ48C

    EPM7032

    Abstract: altera epm7032 altera flex 70\00 macrocell EPM7128E paragon PLUS epm7192 max 7000 MITSUI EPM7128E-10 EPM7160E
    Text: Customer Application Altera Delivers Speed for GigaNet ATM Protocol Engine David Follett, the architect Designing for Speed & Industry: Communications Flexibility of the project. GigaNet develops highIn addition, having End Product: Intel Paragon Supercomputer


    Original     		PDF OC-12c EPF81188A, EPM7032, EPM7128E, EPM7160E, EPM7192E, EPM7256E, M-CAS-GIGA-01 EPM7032 altera epm7032 altera flex 70\00 macrocell EPM7128E paragon PLUS epm7192 max 7000 MITSUI EPM7128E-10 EPM7160E

    puma 5"intel"

    Abstract: moler mrc 520 moler switch tflops Maccabe
    Text: An Overview of the Intel TFLOPS Supercomputer Timothy G. Mattson, Microcomputer Research Laboratory, Hillsboro, OR, Intel Corp. Greg Henry, Enterprise Server Group, Beaverton, OR, Intel Corp. Index words: Supercomputer, MPP, TFLOPS. Abstract Computer simulations needed by the U.S. Department of


    Original     		PDF

    12000uF

    Abstract: No abstract text available
    Text: Cornell Dubilier Engineering Cornell Dubilier Marketing, Inc Liberty, South Carolina TEL: 864-843-2277 FAX:864-843-3800 Catalog Number:HR101XE1328 Customer Part Number: 950-33745-2 Datasheet No. 9713 Date:05/08/07 Capacitance: 12000µF Tolerance: - 10% + 75%


    Original     		PDF HR101XE1328 350VDC 12000uF

    pentium pro manual specifications

    Abstract: adaptec 2940 intel desktop board SERVICE MANUAL adaptec scsi manual 2940UW 440FX 2940U simm 72 pin edo for temperature tolerance checking system Supermicro Computer
    Text: MOTHERBOARDS SUPERMICRO COMPUTER INC. SUPER P6DNI - Dual Pentium Pro Processor • ■ ■ ■ ■ Dual Processing Fault Tolerance Redundancy Thermal Control I2O Enabled SUPER P6DNI supports dual Pentium® Pro processors, up to 1 GB, EDO or FPM memory, USB, Intelligent I/O with the


    Original     		PDF 940W/UW 320x650x540mm 2940UW: 2940U: pentium pro manual specifications adaptec 2940 intel desktop board SERVICE MANUAL adaptec scsi manual 2940UW 440FX 2940U simm 72 pin edo for temperature tolerance checking system Supermicro Computer

    TRIAC BTB 16 600 packaging

    Abstract: STK5F1U3E2D-E STK5F4U3C2D-E
    Text: ON Semiconductor Provides Products to Connect Smart Appliances to the Smart Grid Interface • Light & Proximity Sensing • Touch Switch Control • Display Drive & Control • Smart Appliance Communication Control • Inverter Drive • Motor Control • Motor Drive


    Original     		PDF BRD8083-2 BRD8083/D TRIAC BTB 16 600 packaging STK5F1U3E2D-E STK5F4U3C2D-E

    CON20X2

    Abstract: PROCOMM PLUS amd processor based Circuit Diagram appa A17 MT4C16270DJ-5 7705a notes on serial communication MAX232 led programming AM29F400 AMD S1 Pinout HLMP-7000
    Text: frtbook : about Page vii Monday, June 2, 1997 11:53 AM About the SD186ED Demonstration Board The AMD SD186ED Demonstration Board was designed as an exceptionally small, low-cost product for demonstration of the AMD Am186 ED microcontroller. See page ix for a block diagram of the board.


    Original     		PDF SD186ED SD186ED Am186TMED Am186ED 16-bit RS-232 CON20X2 PROCOMM PLUS amd processor based Circuit Diagram appa A17 MT4C16270DJ-5 7705a notes on serial communication MAX232 led programming AM29F400 AMD S1 Pinout HLMP-7000

    schematic diagram Electronic Ballast xenon

    Abstract: NCL30160 NCP5623B ac dc led constant current driver Non-isolated Buck LED Driver IC NCP43 schematic astec power supply NSI50150 cat310 NCP5005
    Text: INTRODUCTION LED Technology As the technology and light output of LEDs continues to improve, applications for color and white high-brightness LEDs are expanding into entirely new markets. Once primarily used as indicators, LED cost and performance levels have improved dramatically, allowing them to displace


    Original     		PDF BRD8034-12 BRD8034/D schematic diagram Electronic Ballast xenon NCL30160 NCP5623B ac dc led constant current driver Non-isolated Buck LED Driver IC NCP43 schematic astec power supply NSI50150 cat310 NCP5005

    Grasslin digi 56-72

    Abstract: TALENTO-894 grasslin digi 20 Grasslin V86 diode T35 12H grasslin digi 12 TALENTO-891 cr353ac4aa1 Grasslin 471 GE CR353GJ3AA1
    Text: Time AND Energy Controls y ll specif a h s r o t l Contrac 4 four channe 9 8 Talento m y progra 365 da al No Equ furnish ll a h s r V to Contrac slin DTM s a r G ll ta and ins Control t s o r f e D al No Equ shall Electromechanical Time Controls Contractor install


    Original     		PDF -I-120 LM230 Grasslin digi 56-72 TALENTO-894 grasslin digi 20 Grasslin V86 diode T35 12H grasslin digi 12 TALENTO-891 cr353ac4aa1 Grasslin 471 GE CR353GJ3AA1

    doorbell

    Abstract: 80314 doorbells intel pentium II register doorbell messaging messaging 0X290 Pentium II Xeon
    Text: Host Bus Adapter Considerations with the Intel 80314 I/O Processor Companion Chip Application Note February 2004 Order Number: 274048-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL ® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS


    Original     		PDF 0x190 0x180) doorbell 80314 doorbells intel pentium II register doorbell messaging messaging 0X290 Pentium II Xeon

    DB15 CONNECTOR

    Abstract: Telco Alarm 3170-15MAN54SW1 db-15 connector db 15 connector Wiring Diagram logo intel 27392 DB15 Intel 2003 "pentium M" Pentium II Xeon
    Text: Wiring Telco Alarm Connectors Application Note July, 2003 Order Number: 273926 -001 Wiring Telco Alarm Connectors INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.


    Original     		PDF

    GC5020

    Abstract: telecoil digital hearing aids TR320 GA3216 ga3216 hearing aid GB3211 Hearing Aid trimmer controls Circuit Diagram circuit diagram of digital hearing aid gennum DSP programming
    Text: FOUNDATION Digital Single or Dual Channel DSP Compression System GA3216 PRELIMINARY DATA SHEET DESCRIPTION • efficient, high fidelity 1 or 2-channel WDRC signal processing The GA3216 hybrid is a trimmer-configurable DSP system based on a two-channel compression circuit. It can


    Original     		PDF GA3216 interfacA3216 GC5020 telecoil digital hearing aids TR320 ga3216 hearing aid GB3211 Hearing Aid trimmer controls Circuit Diagram circuit diagram of digital hearing aid gennum DSP programming

    hearing instrument WDRC

    Abstract: GB3211 circuit diagram of digital hearing aid GENNUM DSP GA3216 DSP hearing aid telecoil compression ratio hearing instrument WDRC DSP
    Text: FOUNDATION Digital Single or Dual Channel DSP Compression System GA3216 PRELIMINARY DATA SHEET DESCRIPTION • efficient, high fidelity 1 or 2-channel WDRC signal processing The GA3216 hybrid is a trimmer-configurable DSP system based on a two-channel compression circuit. It can


    Original     		PDF GA3216 hearing instrument WDRC GB3211 circuit diagram of digital hearing aid GENNUM DSP DSP hearing aid telecoil compression ratio hearing instrument WDRC DSP

    datasheet of BGA Staggered pins

    Abstract: NEC-V850 VHDL CODE FOR HDLC controller vhdl code for 4 channel dma controller clock tree balancing serdes transceiver 1999 verilog code for i2c vhdl code download for memory in cam vhdl code for watchdog timer of ATM vhdl coding for analog to digital converter
    Text: GS30 0.15-µm CMOS Standard Cell/Gate Array High-Value ASIC ❑ 0.15-µm Leff process 0.18-µm drawn with Shallow Trench Isolation (STI) Inline bond pads Minimum height I/Os Minimum width I/O ❑ 4 and 5 levels of metal ❑ 6 million random logic gates plus 6 million


    Original     		PDF

    uA 726 HC

    Abstract: 24kHz GENNUM DSP HP programmable attenuator circuit diagram of digital hearing aid 1M variable resistor hearing instrument WDRC DSP
    Text: FOUNDATION Digital Single or Dual Channel DSP Compression System GA3216 PRELIMINARY DATA SHEET DESCRIPTION • efficient, high fidelity 1 or 2-channel WDRC signal processing The GA3216 hybrid is a trimmer-configurable DSP system based on a two-channel compression circuit. It can


    Original     		PDF GA3216 uA 726 HC 24kHz GENNUM DSP HP programmable attenuator circuit diagram of digital hearing aid 1M variable resistor hearing instrument WDRC DSP

    IQ80321

    Abstract: M66EN PAR64 REQ64 PCE capacitor 273562 pc motherboard reset circuit
    Text: Intel 80321 I/O Processor Design Review Checklist June 2002 Document Number: 273562-001 Intel®80321 I/O Processor Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original     		PDF ACK64# M66EN, PAR64, REQ64# IQ80321 M66EN PAR64 REQ64 PCE capacitor 273562 pc motherboard reset circuit

    ga3216 hearing aid

    Abstract: hearing-aid Hearing Aid Circuit Diagram 3 pin trimmer capacitors ms2191 hearing instrument WDRC DSP
    Text: FOUNDATION GA3216 Digital Single or Dual Channel DSP Compression System Description http://onsemi.com 20 PAD HYBRID CASE TBD PAD CONNECTION MS2 14 MS 13 SDA 12 • • • • • • • • • • • • • • • • • • Efficient, High Fidelity 1 or 2−Channel WDRC Signal Processing


    Original     		PDF GA3216 GA3216/D ga3216 hearing aid hearing-aid Hearing Aid Circuit Diagram 3 pin trimmer capacitors ms2191 hearing instrument WDRC DSP

    80960VH

    Abstract: M66EN PAR64 REQ64 SA12 SA13 273410
    Text: Intel 80310 I/O Processor Chipset Design Review Checklist October 2001 Document Number: 273570-002 Intel® 80310 I/O Processor Chipset Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original     		PDF IQ80310 80960VH M66EN PAR64 REQ64 SA12 SA13 273410

    hearing instrument WDRC DSP

    Abstract: No abstract text available
    Text: FOUNDATION GA3216 Digital Single or Dual Channel DSP Compression System Description http://onsemi.com 20 PAD HYBRID CASE TBD PAD CONNECTION 14 MS 13 SDA 12 Features • • • • • • • • • • • • • • • • • • Efficient, High Fidelity 1 or 2−Channel WDRC Signal Processing


    Original     		PDF GA3216 GA3216/D hearing instrument WDRC DSP

    circuit diagram of digital hearing aid

    Abstract: hearing instrument WDRC DSP
    Text: VENTURE GA3219 Pre-configured DSP System for Hearing Aids Description VENTUREt GA3219 combines the power capabilities of the VOYAGEUR t platform with advanced research, delivering cutting-edge features and high performance. Voyageur is ON Semiconductor’s industry−leading programmable


    Original     		PDF GA3219 GA3219/D circuit diagram of digital hearing aid hearing instrument WDRC DSP

    Hearing Aid Circuit Diagram

    Abstract: circuit diagram of digital hearing aid hearing instrument WDRC DSP
    Text: VENTURE GA3219 Digital DSP System Description VENTUREt GA3219 combines the power capabilities of the VOYAGEUR t platform with advanced research, delivering cutting-edge features and high performance. VOYAGEUR is ON Semiconductor ’s i n d u s t r y −l e a d i n g


    Original     		PDF GA3219 GA3219/D Hearing Aid Circuit Diagram circuit diagram of digital hearing aid hearing instrument WDRC DSP

    16V8

    Abstract: GAL16V8 IDTQ3126 IDTQ3126Q IOP321 M66EN pci card schematic Intel 80321
    Text: Intel 80321 I/O Processor PCI-X Clock Speed Initialization White Paper February 2002 Document Number: 273568-001 Intel® 80321 I/O Processor PCI-X Clock Speed Initialization Information in this document is provided in connection with Intel® products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original     		PDF IQ80310 16V8 GAL16V8 IDTQ3126 IDTQ3126Q IOP321 M66EN pci card schematic Intel 80321

    intel 80287

    Abstract: ibm at motherboard 80286 intel 80286 TECHNICAL intel 80287 arithmetic coprocessor 80C287-16 ic 80286 intel 80C287 coprocessor
    Text: 80C287 Coprocessor/Software Accelerator Performance Benchmarks by Linda Bishop INTRODUCTION The math coprocessor/software accelerator performing floating-point arithmetic helps your 80286-based com­ puter do more work in less time. A computer with a high-speed math coprocessor installed can perform


    OCR Scan     		PDF 80C287 80286-based BLP88, TSA88 AST100 intel 80287 ibm at motherboard 80286 intel 80286 TECHNICAL intel 80287 arithmetic coprocessor 80C287-16 ic 80286 intel 80C287 coprocessor

    RADIO SHACK PARTS CROSS REF

    Abstract: CIO-AD08 metrabyte PIO-12 context plus fire alarm control panel DAS-16 NEC uPD PIO-96 DAs 08 CIO-AD16 acquisition PIO-12
    Text: -m s'' •» COMPATIBLE I/O SERIES a l l a b o a r d Complete T alker/Listner/Controller Uses industry standard NEC uPD 7210 D ata transfer rates over 300K bytes/sec H alf size board R F shielded IEEE-488 cable connector 6 Interrupt lines Transparent interrupt enabling/disabling


    OCR Scan     		PDF IEEE-488 C488-2M, RADIO SHACK PARTS CROSS REF CIO-AD08 metrabyte PIO-12 context plus fire alarm control panel DAS-16 NEC uPD PIO-96 DAs 08 CIO-AD16 acquisition PIO-12