Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PANEL DUAL LINK RECEIVER Search Results

    PANEL DUAL LINK RECEIVER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    LBAA0QB1SJ-295 Murata Manufacturing Co Ltd SX1262 MODULE WITH OPEN MCU Visit Murata Manufacturing Co Ltd
    GRM-KIT-OVER100-DE-D Murata Manufacturing Co Ltd 0805-1210 over100uF Cap Kit Visit Murata Manufacturing Co Ltd
    LBUA5QJ2AB-828 Murata Manufacturing Co Ltd QORVO UWB MODULE Visit Murata Manufacturing Co Ltd
    LXMSJZNCMH-225 Murata Manufacturing Co Ltd Ultra small RAIN RFID chip tag Visit Murata Manufacturing Co Ltd
    LXMS21NCMH-230 Murata Manufacturing Co Ltd Ultra small RAIN RFID chip tag Visit Murata Manufacturing Co Ltd

    PANEL DUAL LINK RECEIVER Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    THC63LVD824A

    Abstract: 824A 16 PIN TTL parallel to vga THC63LVD824 THC63LVDF84B
    Text: THC63LVD824A _Rev1.10_E THC63LVD824A Single 112MHz /Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA General Description Features The THC63LVD824A receiver is designed to support Single Link transmission between Host and Flat Panel Display up to SXGA resolutions and Dual Link transmission between Host and Flat Panel Display up to


    Original     		PDF THC63LVD824A 112MHz 170MHz) THC63LVD824A 48bits 112MHz, 784Mbps 824A 16 PIN TTL parallel to vga THC63LVD824 THC63LVDF84B

    THC63LVD824A

    Abstract: THC63LVD824 THC63LVDF84B HSYNC, VSYNC, DE, input, output
    Text: THC63LVD824A _Rev1.00_E THC63LVD824A Single 112MHz /Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA General Description Features The THC63LVD824A receiver is designed to support Single Link transmission between Host and Flat Panel Display up to SXGA resolutions and Dual Link transmission between Host and Flat Panel Display up to


    Original     		PDF THC63LVD824A 112MHz 170MHz) THC63LVD824A 48bits 112MHz, 784Mbps THC63LVD824 THC63LVDF84B HSYNC, VSYNC, DE, input, output

    Diode B2x

    Abstract: THC63LVD824 THC63LVDF84B thine electronic
    Text: THC63LVD824 _Rev2.0 THC63LVD824 Single 135MHz /Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA General Description Features The THC63LVD824 receiver is designed to support Single Link transmission between Host and Flat Panel Display up to SXGA+ resolutions and Dual Link transmission between Host and Flat Panel Display up to


    Original     		PDF THC63LVD824 135MHz 170MHz) THC63LVD824 48bits 135MHz, 945Mbps Diode B2x THC63LVDF84B thine electronic

    THC63LVD824

    Abstract: THC63LVDF84B
    Text: THC63LVD824 _Rev2.30_E THC63LVD824 Single 135MHz /Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA General Description Features The THC63LVD824 receiver is designed to support Single Link transmission between Host and Flat Panel Display up to SXGA+ resolutions and Dual Link transmission between Host and Flat Panel Display up to


    Original     		PDF THC63LVD824 135MHz 170MHz) THC63LVD824 48bits 135MHz, 945Mbps THC63LVDF84B

    THC63LVDF84A

    Abstract: THC63LVD824 THC63LVD814 thine electronic
    Text: THine THC63LVD824 Rev.1.03 THC63LVD824 Single 135MHz /Dual(170MHz) Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA General Description Features The THC63LVD824 receiver is designed to support Single Link transmission between Host and Flat Panel Display up to SXGA+ resolutions and Dual Link transmission between Host and Flat Panel Display up to


    Original     		PDF THC63LVD824 THC63LVD824 135MHz 170MHz) 48bits 135MHz, 945Mbps THC63LVDF84A THC63LVD814 thine electronic

    THine 2000

    Abstract: THC63LVD814 THC63LVD824 THC63LVDF84A 595Mbytes thine electronic 25-170MHz rx2 1107
    Text: THine THC63LVD814 Rev.1.03 THC63LVD814 Dual 170MHz Link LVDS Receiver for XGA/SXGA/SXGA+/UXGA General Description Features The THC63LVD814 receiver is designed to support Dual Link transmission between Host and Flat Panel Display up to UXGA resolutions. The THC63LVD814


    Original     		PDF THC63LVD814 THC63LVD814 170MHz) 48bits 85MHz, 595Mbps 85MHz THine 2000 THC63LVD824 THC63LVDF84A 595Mbytes thine electronic 25-170MHz rx2 1107

    lvds dual displays full hd DS90C3201

    Abstract: sustain circuits for plasma tv
    Text: DS90C3202 3.3V 8 MHz to 135 MHz Dual FPD-Link Receiver General Description Features The DS90C3202 is a 3.3V single/dual FPD-Link 10-bit color receiver is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel


    Original     		PDF DS90C3202 10-bit lvds dual displays full hd DS90C3201 sustain circuits for plasma tv

    lvds 1080p

    Abstract: lvds 1080p panel Digital TV transmitter receivers block diagram lvds 1920 Plasma Display Panel timing control lcd 30 pin diagram lvds DS90C3201 S2DA 46 inch lcd panel with dual channel lvds lvds dual displays full hd
    Text: DS90C3202 3.3V 8 MHz to 135 MHz Dual FPD-Link Receiver General Description Features The DS90C3202 is a 3.3V single/dual FPD-Link 10-bit color receiver is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel


    Original     		PDF DS90C3202 DS90C3202 10-bit CSP-9-111S2) CSP-9-111S2. lvds 1080p lvds 1080p panel Digital TV transmitter receivers block diagram lvds 1920 Plasma Display Panel timing control lcd 30 pin diagram lvds DS90C3201 S2DA 46 inch lcd panel with dual channel lvds lvds dual displays full hd

    sustain circuits for plasma tv

    Abstract: lvds 1080p panel S2DAT rxec1 AN-1217 DS90C3201 DS90C3202 DS90C3202VS VJX128A lcd tv lvds cable pin voltages
    Text: DS90C3202 3.3V 8 MHz to 135 MHz Dual FPD-Link Receiver General Description Features The DS90C3202 is a 3.3V single/dual FPD-Link 10-bit color receiver is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel


    Original     		PDF DS90C3202 DS90C3202 10-bit CSP-9-111S2) sustain circuits for plasma tv lvds 1080p panel S2DAT rxec1 AN-1217 DS90C3201 DS90C3202VS VJX128A lcd tv lvds cable pin voltages

    lvds 1080p

    Abstract: DS90C3201 DS90C3201VS DS90C3202 VJX128A LVDS TV transmitter sustain circuits for plasma tv
    Text: DS90C3201 3.3V 8 MHz to 135 MHz Dual FPD-Link Transmitter General Description Features The DS90C3201 is a 3.3V single/dual FPD-Link 10-bit color transmitter is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel


    Original     		PDF DS90C3201 DS90C3201 10-bit lvds 1080p DS90C3201VS DS90C3202 VJX128A LVDS TV transmitter sustain circuits for plasma tv

    sustain circuits for plasma tv

    Abstract: lcd 30 pin diagram lvds HD 2006 DS90C3201 DS90C3201VS DS90C3202 VJX128A lvds 1080p panel
    Text: DS90C3201 3.3V 8 MHz to 135 MHz Dual FPD-Link Transmitter General Description Features The DS90C3201 is a 3.3V single/dual FPD-Link 10-bit color transmitter is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel


    Original     		PDF DS90C3201 DS90C3201 10-bit CSP-9-111S2) CSP-9-111S2. sustain circuits for plasma tv lcd 30 pin diagram lvds HD 2006 DS90C3201VS DS90C3202 VJX128A lvds 1080p panel

    lcd 30 pin diagram lvds

    Abstract: HDTV transmitter receivers block diagram plasma tv circuit diagram lvds 1080p lvds dual displays full hd lvds 1080p panel lvds 30 pin lcd Digital TV transmitter receivers block diagram 18bit digital rgb LVDS rgb 18 bit to lvds
    Text: April 2005 DS90C3201 3.3V 8 MHz to 135 MHz Dual FPD-Link Transmitter General Description Features The DS90C3201 is a 3.3V single/dual FPD-Link 10-bit color transmitter is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel


    Original     		PDF DS90C3201 DS90C3201 10-bit CSP-9-111C2) CSP-9-111S2) CSP-9-111S2. lcd 30 pin diagram lvds HDTV transmitter receivers block diagram plasma tv circuit diagram lvds 1080p lvds dual displays full hd lvds 1080p panel lvds 30 pin lcd Digital TV transmitter receivers block diagram 18bit digital rgb LVDS rgb 18 bit to lvds

    4026 block diagram for digital clock

    Abstract: notebook display pinout
    Text: August 1998 DS90C387/DS90CF388 +3.3V LVDS 24-Bit Dual Pixel Flat Panel Display FPD Link— SVGA to UXGA General Description The DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to UXGA resolutions. The transmitter converts 48 bits of CMOS/TTL data into 8 LVDS (Low


    Original     		PDF DS90C387/DS90CF388 24-Bit DS90C387/DS90CF388 4026 block diagram for digital clock notebook display pinout

    HSYNC, VSYNC, DE

    Abstract: AN-1059 DS90C387 DS90C387A DS90CF384A DS90CF388 DS90CF388A 101-32016 101-32013 CMOS QXGA
    Text: DS90C387A/DS90CF388A Dual Pixel LVDS Display Interface / FPD-Link General Description The DS90C387A/DS90CF388A transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits Dual Pixel 24-bit color of


    Original     		PDF DS90C387A/DS90CF388A DS90C387A/DS90CF388A 24-bit 112MHz, 784Mbps, CSP-9-111S2. HSYNC, VSYNC, DE AN-1059 DS90C387 DS90C387A DS90CF384A DS90CF388 DS90CF388A 101-32016 101-32013 CMOS QXGA

    AN-1059

    Abstract: DS90C387 DS90C387A DS90CF384A DS90CF388 DS90CF388A
    Text: DS90C387A/DS90CF388A Dual Pixel LVDS Display Interface / FPD-Link General Description The DS90C387A/DS90CF388A transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits Dual Pixel 24-bit color of


    Original     		PDF DS90C387A/DS90CF388A DS90C387A/DS90CF388A 24-bit 112MHz, 784Mbps, AN-1059 DS90C387 DS90C387A DS90CF384A DS90CF388 DS90CF388A

    DS90CF388

    Abstract: DS90CF388A AN-1059 DS90C387 DS90C387A
    Text: DS90C387A/DS90CF388A Dual Pixel LVDS Display Interface / FPD-Link General Description The DS90C387A/DS90CF388A transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits Dual Pixel 24-bit color of


    Original     		PDF DS90C387A/DS90CF388A DS90C387A/DS90CF388A 24-bit 112MHz, 784Mbps, DS90CF388 DS90CF388A AN-1059 DS90C387 DS90C387A

    THC63LVD1024

    Abstract: RE14 rb26 DTC30LM36 RE22 1 G29 RE-10 RE21 108 R12 263 RD-10
    Text: DTC30LM36 Rev.1.1 LVDS Product DTC30LM36 Rev. 1.1 REVISED AUGUST 2008 +3.3V LVDS 60Bit Flat Panel Display (FPD) Receiver – 135MHz General Description Features The DTC30LM36 receiver is designed to support Dual/Single link transmissions between Host and Flat


    Original     		PDF DTC30LM36 DTC30LM36 1080p 60Bit 135MHz -135MHz -150MHz exterRC26 THC63LVD1024 RE14 rb26 RE22 1 G29 RE-10 RE21 108 R12 263 RD-10

    THC63LVD1024

    Abstract: No abstract text available
    Text: THC63LVD1024_Rev.2.5_E THC63LVD1024 135MHz 67Bits LVDS Receiver General Description Features The THC63LVD1024 receiver is designed to support Dual Link transmission between Host and Flat Panel Display up to 1080p/QXGA resolutions. The THC63LVD1024 converts the LVDS data streams back


    Original     		PDF THC63LVD1024 THC63LVD1024 135MHz 67Bits 1080p/QXGA 135MHz,

    RE16

    Abstract: THC63LVD1024
    Text: THC63LVD1024_Rev.2.5_E THC63LVD1024 135MHz 67Bits LVDS Receiver General Description Features The THC63LVD1024 receiver is designed to support Dual Link transmission between Host and Flat Panel Display up to 1080p/QXGA resolutions. The THC63LVD1024 converts the LVDS data streams back


    Original     		PDF THC63LVD1024 THC63LVD1024 135MHz 67Bits 1080p/QXGA 135MHz, RE16

    Untitled

    Abstract: No abstract text available
    Text: THC63LVD1027_Rev.3.00_E THC63LVD1027 Dual Link LVDS Repeater General Description Features The THC63LVD1027 LVDS Low Voltage Differential Signaling repeater is designed to support pixel data transmission between Host and Flat Panel Display up to WUXGA resolution.


    Original     		PDF THC63LVD1027 THC63LVD1027 30bits/pixel 480ps 75MHz 250ps

    g2nf

    Abstract: tcon with lvds input G2NB panels Quad LVDS interface FPD TFT FPD87392BXB FPD87392BXBVQ VJX128A 2160 tcon panels - Quad LVDS interface
    Text: FPD87392BXB +3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS Outputs for TFT-LCD Monitor and Notebook SXGA/SXGA+/UXGA General Description Features The FPD87392BXB Panel Timing Controller is an integrated FPD-Link + RSDS™ + TFT-LCD Timing Controller. The logic


    Original     		PDF FPD87392BXB FPD87392BXB 1280x1024) 1400x1050) 1600x1200) g2nf tcon with lvds input G2NB panels Quad LVDS interface FPD TFT FPD87392BXBVQ VJX128A 2160 tcon panels - Quad LVDS interface

    rgb 18 bit to lvds

    Abstract: Programmable LVDS Receiver 24-Bit RGB 1084 3.3V rgb 8 bit to lvds rgb 24 bit to lvds
    Text: Semiconductor Flat Panel Display FPD Link and LDI Selection Guide Flat Panel Display Products Part Transmitter/ Strobe Number of Page Number Receiver Edge Bits Number +3.3V/112 MHz Dual Pixel LDI Family DS90C387 Transmitter Programmable 48 RGB 7-16 DS90C387A


    OCR Scan     		PDF DS90C387 DS90C387A DS90CF388 DS90CF388A FLink5v8bt-65 FLink3v8bt-65 FLink3v8bt-85 LDI3v48bt-112 20-65MHz rgb 18 bit to lvds Programmable LVDS Receiver 24-Bit RGB 1084 3.3V rgb 8 bit to lvds rgb 24 bit to lvds

    Untitled

    Abstract: No abstract text available
    Text: W hol HEW LETT 1 "ftM PACKARD 1300 nm Fiber Optic Transmitter and Receiver Technical Data Features • Low Cost Fiber Optic Link • Signal Rates over 155 Megabaud • 1300 nm Wavelength • Link Distances over 5 km • Dual-in-line Package Panel-Mountable ST*


    OCR Scan     		PDF HFBR-0400 HFBR-2316T

    LVDS timing controller TTL

    Abstract: "DUAL pixel"
    Text: DS90C387A/DS90CF388A National Semiconductor DS90C387A/DS90CF388A Dual Pixel LVDS Display Interface / FPD-Link General Description The DS90C387A/DS90CF388A transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The


    OCR Scan     		PDF DS90C387A/DS90CF388A DS90C387A/DS90CF388A 24-bit 112MHz, 784Mbps, LVDS timing controller TTL "DUAL pixel"