P1757
Abstract: pace1750 9F51 1F42 PACE P1757M PACE1757ME P1750A 4f05 mil-std-1750a
Text: PACE1757M/ME COMPLETE EMBEDDED CPU SUBSYSTEM FEATURES Implements complete MIL-STD-1750A ISA including optional MMU, MFSR, and BPU functions. Two throughput options: P1757M 2.5MIPS USAF Dais Mix Inc.Flt.Pt. @40 MHz P1757ME 3.6MIPS USAF Dais Mix (Inc.Flt.Pt.)@40 MHz
|
Original
|
PDF
|
PACE1757M/ME
MIL-STD-1750A
P1757M
P1757ME
MICRO-10
MICRO-10
PACE1757M/ME
May-89
P1757
pace1750
9F51
1F42
PACE
PACE1757ME
P1750A
4f05
|
Untitled
Abstract: No abstract text available
Text: PACE1757M/ME COMPLETE EMBEDDED CPU SUBSYSTEM FEATURES Implements complete MIL-STD-1750A ISA including optional MMU, MFSR, and BPU functions. Two throughput options: P1757M 2.5MIPS USAF Dais Mix Inc.Flt.Pt. @40 MHz P1757ME 3.6MIPS USAF Dais Mix (Inc.Flt.Pt.)@40 MHz
|
Original
|
PDF
|
PACE1757M/ME
MIL-STD-1750A
P1757M
P1757ME
MICRO-10
MICRO-10
PACE1757M/ME
May-89
|
Untitled
Abstract: No abstract text available
Text: PACE 1757M/ME p r e l im in a r y COMPLETE EMBEDDED CPU SUBSYSTEM -FFATURES Implements complete MIL-STD-1750A ISA Including optional MMU, MFSR, and BPU functions. • Programmable address wait states.
|
OCR Scan
|
PDF
|
1757M/ME
MIL-STD-1750A
P1757M
40MHz
P1757ME
40MHz
MlL-STD-1750A
10MHz
|
Untitled
Abstract: No abstract text available
Text: PACE 1757M/ME COMPLETE EMBEDDED CPU SUBSYSTEM 4 -FFATURES Implements complete MIL-STD-1750A ISA Including optional MMU, MFSR, and BPU functions. • Programmable address wait states. • Sixteen levels of interrupts are provided per MIL-STD1750A. Interrupts can be either edge- or level-sensitive
|
OCR Scan
|
PDF
|
1757M/ME
MIL-STD-1750A
P1757M
40MHz
P1757ME
40MHz
M1L-STD-1760A
10MHz
|
HIT 7070
Abstract: k1757
Text: PERFORMANCE SEMI CONDUCTOR SOE D • 70bBST7 000175b 32T ip PACE 1757M/ME PREÜMl COMPLETE EMBEDDED CPU SUBSYSTEM FEATURES Programmable address wait states. Implements complete MIL-STD-1750A ISA Including optional MMU, MFSR, and BPU functions. Sixteen levels of interrupts are provided per MIL-STD1750A. Interrupts can be either edge- or level-sensitive.
|
OCR Scan
|
PDF
|
70bBST7
000175b
1757M/ME
MIL-STD-1750A
P1757M
40MHz
P1757ME
40MHz
HIT 7070
k1757
|
DME 40
Abstract: 1F42 8410 psc ft6t 102 scr FIR 3d pace1750 mil-std-1750a pin out of scr BT 106 pic 636 WAOI
Text: PERFORMANCE SEMICONDUCTOR SDE D • TDbEST? 000172b 32T H P S C PACE 1757M/ME p r e l im in a r y COMPLETE EMBEDDED CPU SUBSYSTEM FEATURES Programmable address wait states. Implements complete M1L-STD-1750A ISA Including optional MMU, MFSR, and BPU functions.
|
OCR Scan
|
PDF
|
000172b
1757M/ME
M1L-STD-1750A
P1757M
40MHz
P1757ME
40MHz
MIL-STD-1750A
10MHz
DME 40
1F42
8410 psc
ft6t 102
scr FIR 3d
pace1750
pin out of scr BT 106
pic 636
WAOI
|