SC70-6L
Abstract: No abstract text available
Text: Preliminary PL611s-19 0.5kHz-55MHz MHz to KHz Programmable Clock TM FEATURES DESCRIPTION • Designed for Very Low-Power applications • Offered in Tiny GREEN/RoHS compliant packages o 6-pin DFN (2.0mmx1.3mmx0.6mm) o 6-pin SC70 (2.3mmx2.25mmx1.0mm) o 6-pin SOT23 (3.0mmx3.0mmx1.35mm)
|
Original
|
PL611s-19
5kHz-55MHz
25mmx1
200MHz
10kHz
55MHz
65MHz
90MHz
125MHz
SC70-6L
|
PDF
|
Untitled
Abstract: No abstract text available
Text: User & Programming Guide USB I/O Control Boxes USB-I/O-4D2R Two 24V outputs Four TTL/LVTTL outputs Connectors: 10 pin IDC; 2x 3.81mm DC connectors USB-I/O-16D8R 8 buffered relays 16 TTL/LVTTL input/output lines Connectors: 26 pin IDC; 34 pin IDC; USB-I/O-8DRV
|
Original
|
USB-I/O-16D8R
AN-49-004
M149081
R88277)
ZRL-400+
ZX95-310A-S+
ZX73-2500+
|
PDF
|
8524BB
Abstract: No abstract text available
Text: . Version 1.2 2006 ExpressLane PEX 8524 Features PEX 8524 General Features o 24-lane PCI Express switch o Integrated SerDes o Up to six configurable ports x1, x2, x4, x8, x16 o 35mm x35mm, 680 pin PBGA package o 31mm x31mm, 644 pin PBGA package o Typical Power: 4.1 Watts
|
Original
|
24-lane
x35mm,
x31mm,
PEX8524-SIL-PB-P
8524BB
|
PDF
|
PEX8533-AA25BI
Abstract: No abstract text available
Text: . Version 1.2 2007 PEX 8533 Features PEX 8533 General Features o 32-lane PCI Express switch - Integrated SerDes o Up to six configurable ports o 35mm x 35mm, 680 pin PBGA package o Pin Compatible with PEX 8532 o Typical Power: 3.3 Watts PEX 8533 Key Features
|
Original
|
32-lane
120ns
PEX8533-SIL-PB-P1-1
PEX8533-AA25BI
|
PDF
|
PC87360
Abstract: rc-6 protocol PC87911 PC99 8042AH N82077 RC5 protocol
Text: PC87360 128-Pin LPC SuperI/O with Protection and Extensive GPIO Support General Description Outstanding Features The PC87360 is the first member of National Semiconductor’s 128-pin SuperI/O family to support the Low Pin Count LPC interface. It provides features to protect the system
|
Original
|
PC87360
128-Pin
PC87360
rc-6 protocol
PC87911
PC99
8042AH
N82077
RC5 protocol
|
PDF
|
8042AH
Abstract: N82077 PC87360 PC87911 PC99 w 3425 0AH12
Text: January 10, 1999 PC87360 128-Pin LPC SuperI/O with Protection and Extensive GPIO Support General Description Outstanding Features The PC87360 is the first member of National Semiconductor’s 128-pin SuperI/O family to support the Low Pin Count LPC interface. It provides features to protect the system
|
Original
|
PC87360
128-Pin
PC87360
8042AH
N82077
PC87911
PC99
w 3425
0AH12
|
PDF
|
SCA-II
Abstract: No abstract text available
Text: Section 2 Pin Arrangement and Functions 2.1 Pin Arrangement Figure 2-1 shows the pin arrangement. o LU CE Cfl D QQ lele > 'Iz z |te o *Ite 1 y i_ | m | E c o lö lw o | m o t | S | S < o tL U u i j m í E l Id >o t |o£ O|dqB |<I5 > lcrlo> lo> Iq Iq s > 1er > o > o o
|
OCR Scan
|
QFP-176
SCA-II
|
PDF
|
MT52C9007
Abstract: No abstract text available
Text: MT52C9007 512 x 9 FIFO MICRON 5 1 2 x F IF O 9 F IF O WITH PROGRAMMABLE FLAGS FEATURES • • • • • • • • PIN ASSIGNMENT (Top View 28-Pin DIP (SA-4) 32-Pin PLCC (SC-1) v o>l=. o y io <o o o ls z > û o ] Vcc 03 02 D1 I ] E F /A E F _ ] f D r t / d ¡r
|
OCR Scan
|
MT52C9007
35GmW
MTS2C9007
10-BYTE
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYM72V32C756AT8 32Mx72, 32Mx8 based, PC100 DESCRIPTION The H Y M 72V 32C 756A T 8 H-Series are high speed 3.3-Volt synchronous dynamic RAM Modules composed of nine 32M x8 bit Synchronous DRAMs in 54-pin TS O P II, two 48-pin S O P Register Buffers, one 24-pin S O P PLL and 8-pin
|
OCR Scan
|
HYM72V32C756AT8
32Mx72,
32Mx8
PC100
54-pin
48-pin
24-pin
168-pin
256M-bit
|
PDF
|
FV1206
Abstract: HFCN-1810 LFCN-1400 MACA-63H R04350B
Text: THIRD ANGLE PROJECTION 4 REV OR M115195 SUGGESTED DZ1054 REVISIONS DESCRIPTION ECN No. MOUNTING CASE STYLE. PIN DJ FOR CODE PACKAGE OUTLINE PIN 1 r AV 12/84/07 CONFIGURATION ” 1Q M AQ 1” D R AUTH DATE N EW RELEASE - © o o o o o o o o o o Q £
|
OCR Scan
|
M115195
DZ1054
10MAQ1"
LFCN-1400+
FV1206
HFCN-1810+
R04350B
10MA01,
DZ1034,
HFCN-1810
LFCN-1400
MACA-63H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: H YM72V16M656AT6 16MX64,16Mx16 based, PC100 DESCRIPTION The H Y M 72V 16M 656T6 -Series are high speed 3.3-Volt Synchronous D RA M Modules composed of four 16M x16 bit Synchronous DRAMs in 54-pin TS O P II and 8-pin T S S O P 2K bit EE PR O M on a 144-pin Zig Zag Dual pin glass-epoxy
|
OCR Scan
|
YM72V16M656AT6
16MX64
16Mx16
PC100
656T6
54-pin
144-pin
144pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYM72V32M656T6 32Mx64, 16Mx16 based, PC100 DESCRIPTION The H Y M 72V 32M 656T6 S eries a re high speed 3 .3 -V o lt S yn ch ro n o us DRAM M odules co m posed o f e ig h t 16M x16 bit Syn ch ro n o us D R A M s in 54-pin TS O P II and 8-pin T S S O P 2K b it E E P R O M on a 144-pin Zig Z a g D ual pin gla ss-e p oxy
|
OCR Scan
|
HYM72V32M656T6
32Mx64,
16Mx16
PC100
656T6
54-pin
144-pin
256Mbytes.
0039i'
|
PDF
|
Untitled
Abstract: No abstract text available
Text: P r e l im in a r y P r o d u c t S p e c if ic a t/o n v % \ Z87000/Z87L00 S pread S pectrum C o n tr o ller s FEATURES Device ROM KWords RAM* (Words) I/O Lines Package Information Z87000 12 512 32 Z87L00 12 512 32 84-Pin PLCC 100-Pin QFP 100-Pin QFP Note: *General-Purpose
|
OCR Scan
|
Z87000/Z87L00
Z87000
Z87L00
84-Pin
100-Pin
100-Lead
|
PDF
|
CL-CD1864
Abstract: No abstract text available
Text: CL-CD1864 Eight-Channel Serial Controller 1. rCIRRUS LOGIC PIN INFORMATION The CL-CD1864 is available in a 100-pin plastic quad flat pack PQFP device configuration, shown below. 1.1 Pin Diagram , Ei M LQ .IS L ^ ^ ä S T S T z < 7 7 7 ? û o o i 2L n •- o
|
OCR Scan
|
CL-CD1864
CL-CD1864
100-pin
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: HYM72V64C736T8 64MX72, 32Mx8 based, PC133 DESCRIPTION The H Y M 7 2 V 6 4 C 7 3 6 T 8 H -Series are high speed 3.3-Volt synchronous dynamic RAM Modules composed of eighteen 3 2M x8 bit Synchronous DRA M s in 54-pin TS O P II, two 48-pin S O P Register Buffers, one 24-pin S O P PLL and 8-pin
|
OCR Scan
|
HYM72V64C736T8
64MX72,
32Mx8
PC133
54-pin
48-pin
24-pin
168-pin
0022p
256M-bit
|
PDF
|
OF IC 723 14 pin dip
Abstract: No abstract text available
Text: M IC R O N MT52C9007 512 x 9 FIFO F IF O 5 1 2 x 9 F IF O WITH PROGRAMMABLE FLAGS FEATURES • • • • • • • • OPTIONS Timing 15ns access 20ns access 25ns access 35ns access PIN ASSIGNMENT (Top View 28-Pin DIP 32-Pin PLCC (SA-4) (SC-1) 28 p Vcc
|
OCR Scan
|
MT52C9007
10-BYTE
OF IC 723 14 pin dip
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYM72V64756AT8 64UX72, 32Mx8 based, PC100 DESCRIPTION The H Y M 72V 64756A T8 H-series are high speed 3.3-Volt synchronous dynamic RAM Modules composed of eighteen 32M x8 bit Synchronous DRAMs in 54-pin TS O P II and 8-pin T S S O P 2K bit E E P R O M on a 168-pin glass-epoxy printed
|
OCR Scan
|
HYM72V64756AT8
64UX72,
32Mx8
PC100
4756A
54-pin
168-pin
256M-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STANDARD MICROSYSTEMS CORPORATION, 35 Marcus Blvd. Hauppauge. NY 11788 516 275-3100 Fax (516) 231-6004 C O M 2Q Q 2Q COMPONENT PRODUCTS DIVISION ULANC Universal Local Area Network Controller o 24-Pin DIP or 28-Pin PLCC Package o Flexible Media Interface:
|
OCR Scan
|
24-Pin
28-Pin
RS485
256-Byte
|
PDF
|
CZ633
Abstract: D86-6-D CCIR 624-4
Text: 1.0 Circuit Description 1.1 Pin Descriptions Table 1-1 describes each Bt866/867 pin and its function. Pinout diagrams o f each package are provided in Figures 1-1 and 1-2. Figure 1-3 depicts a functional block diagram. Table 1-1. Pin Descriptions 1 o f3
|
OCR Scan
|
Bt866/867
68PLCC
52-pin
625-Line
D866DSB
CZ633
D86-6-D
CCIR 624-4
|
PDF
|
MPUZ80-40
Abstract: No abstract text available
Text: TO SH IBA TM PZ84C013A 2. PIN ASSIGNMENT AND FUNCTIONS 2.1 PIN ASSIGNM ENTS TOP VIEW O u n ^ r-c o o ^ — ín rr> — < < < < < < < < < < in U < U o > Û *- rs ro Q D O Û nnnnnnnnnnnnnr-innnnnnn 11 75 1 84 C : L C c mT c BÜSRÊQ c WAIT L WR c IORQ L
|
OCR Scan
|
PZ84C013A
ZC/T03
2C/T02
ZC/T01
PZ84C013A
PUZ80-411
MPUZ80-40
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYM72V64756T8 64Mx72, 32MxB based, PC100 DESCRIPTION The H Y M 72 V 6 4 75 6 T 8 H-series are high speed 3.3-Volt synchronous dynamic RAM Modules composed of eighteen 32M x8 bit Synchronous DRAM s in 54-pin TS O P II and 8-pin T S S O P 2K bit E E PR O M on a 168-pin glass-epoxy printed
|
OCR Scan
|
HYM72V64756T8
64Mx72,
32MxB
PC100
54-pin
168-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYM72V32M636AT6 32Mx64, 16Mx16 based, PC133 DESCRIPTION The H Y M 72V 32M 636A T 6 Series are high speed 3.3-Volt Synchronous D RA M Modules composed of four 16M x16 bit Synchronous DRAMs in 54-pin TS O P II and 8-pln TS S O P 2K bit EE P R O M on a 144-pin Zig Zag Dual pin glass-epoxy
|
OCR Scan
|
HYM72V32M636AT6
32Mx64,
16Mx16
PC133
54-pin
144-pin
256Mbytes.
133/PC
144pin
256M-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYM72V64656T8 64Mx64, 32Mx8 based, PC100 DESCRIPTION The H Y M 72 V 6 4 65 6 T 8 H-series are high speed 3.3-Volt synchronous dynamic RAM Modules composed of sixteen 32M x8 bit Synchronous DRAMs In 54-pin TS O P II and 8-pin T S S O P 2K bit E E P R O M on a 168-pin glass-epoxy printed
|
OCR Scan
|
HYM72V64656T8
64Mx64,
32Mx8
PC100
54-pin
168-pin
256M-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HYM72V16M656T6 1SUx64,16Mx16 based, PC100 DESCRIPTION T h e H Y M 72 V 1 6 M 65 6 T 6 -S e rie s are high speed 3 .3 -V o lt S yn ch ro n o us D R A M M odules com posed o f fo u r 16M x16 bit S yn chronous D R AM s in 54-pln TS O P II and 8-pin T S S O P 2K b it E E P R O M on a 144-pin Zlg Z a g D ual pin glass-e p oxy
|
OCR Scan
|
HYM72V16M656T6
1SUx64
16Mx16
PC100
54-pln
144-pin
256M-bit
|
PDF
|
