Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    NRZI CLOCK RECOVERY Search Results

    NRZI CLOCK RECOVERY Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TB67S559FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver / Bipolar Type / Vout(V)=50 / Iout(A)=3 / Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S539FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=2/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S149AFTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Unipolar Type/Vout(V)=84/Iout(A)=3/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S549FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver/Bipolar Type/Vout(V)=40/Iout(A)=1.5/Clock Interface Visit Toshiba Electronic Devices & Storage Corporation
    TB67S589FTG Toshiba Electronic Devices & Storage Corporation Stepping Motor Driver / Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / CLK input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation

    NRZI CLOCK RECOVERY Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Descrambler

    Abstract: nrzi
    Text: XTALi / Ext Clk REFERENCE CLOCK/ OSCILLATOR INPUT DATA SAMPLERS CLOCK/DATA RECOVERY SDI BIAS SMPTE NRZI-NRZ CONVERTER DESCRAMBLER/ DESERIALIZER H DE-DITHERING RESET CONTROL


    OCR Scan     		PDF

    8273 dma controller

    Abstract: Intel 8080 interface Intel 8080 CPU Diagram intel 8085 clock 8085 intel SDLC PROTOCOL intel 8273 8273
    Text: in te 1 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible Programmable NRZI Encode/Decode HDLC/SDLC Compatible Two Programmable Modem Control Ports Full Duplex, Half Duplex, or Loop SDLC Operation Digital Phase Locked Loop Clock Recovery


    OCR Scan     		21047M 8273 dma controller Intel 8080 interface Intel 8080 CPU Diagram intel 8085 clock 8085 intel SDLC PROTOCOL intel 8273 8273 PDF

    8086 8257 DMA controller interfacing

    Abstract: interfacing of 8257 with 8086 IC KD 2107 6 PIN 8257 DMA controller intel DMA controller Unit for 80186 8273 dma controller interfacing of 8257 devices with 8085 i8273
    Text: in te i 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible Programmable NRZI Encode/Decode HDLC/SDLC Compatible Two Programmable Modem Control Ports Full Duplex, Half Duplex, or Loop SDLC Operation Digital Phase Locked Loop Clock Recovery


    OCR Scan     		PDF

    DP83231

    Abstract: C1995 DP83231AV DP83241 DP83251 DP83255 DP83261 DP83265 V28A carrier recovery
    Text: DP83231 CRD TM Device FDDI Clock Recovery Device General Description Features The DP83231 CRD device is a clock recovery device that has been designed for use in 100 Mbps FDDI (Fiber Distributed Data Interface) networks The device receives serial data from a Fiber Optic Receiver in differential ECL NRZI


    Original     		DP83231 DP83251 28-pin C1995 DP83231AV DP83241 DP83255 DP83261 DP83265 V28A carrier recovery PDF

    8086 8257 DMA controller interfacing

    Abstract: interfacing of 8257 with 8086 intel 8257 interrupt controller GA27-3093 Intel 8257 intel d 8273 intel 8273 8273 dma controller 8086 8257 DMA controller MCS-80
    Text: in te i 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible Programmable NRZI Encode/Decode HDLC/SDLC Compatible Two Programmable Modem Control Ports Full Duplex, Half Duplex, or Loop SDLC Operation Digital Phase Locked Loop Clock Recovery


    OCR Scan     		PDF

    Untitled

    Abstract: No abstract text available
    Text: ICS1885 Integrated Circuit Systems, Inc. Product Preview High-Performance Communications PHYceiver General Description Features The ICS1885 is designed to provide high performance clock recovery and generation for either 25.92 MHz, 44.736 MHz, 51.84 MHz, or 155.52 MHz NRZ or NRZI serial data


    OCR Scan     		ICS1885 ICS1885 ICS1885M PDF

    lm393 sts

    Abstract: ICS1885M LM393
    Text: ICS1885 Integrated Circuit Systems, Inc. High-Performance Communications PHYceiverTM General Description Features The ICS1885 is designed to provide high performance clock recovery and generation for either 25.92 Mb/s, 44.736 Mb/s, 51.84 Mb/s, or 155.52 Mb/s NRZ or NRZI serial data streams.


    Original     		ICS1885 ICS1885 ind393 ICS1885M lm393 sts ICS1885M LM393 PDF

    Untitled

    Abstract: No abstract text available
    Text: ICS1886 Integrated Circuit Systems, Inc. Product Preview High-Performance Communications PHYceiver General Description Features The ICS1886 is designed to provide high performance clock recovery and generation for either 32.064 MHz, 34.368 MHz, 97.728 MHz or 139.264 MHz NRZ or NRZI serial data


    OCR Scan     		ICS1886 ICS1886 ICS1886M 0DD15bl PDF

    LM393 data sheet

    Abstract: lm393 sts regenerator in optical LM393 ICS1885M
    Text: ICS1885 Integrated Circuit Systems, Inc. High-Performance Communications PHYceiver  General Description Features The ICS1885 is designed to provide high performance clock recovery and generation for either 25.92 Mb/s, 44.736 Mb/s, 51.84 Mb/s, or 155.52 Mb/s NRZ or NRZI serial data streams.


    Original     		ICS1885 ICS1885 LM393 ICS1885M LM393 data sheet lm393 sts regenerator in optical ICS1885M PDF

    cmos 4008

    Abstract: 4008 pin out diagram ICS1886 ICS1886M LM393
    Text: ICS1886 Integrated Circuit Systems, Inc. FDDI / Fast Ethernet PHYceiverTM General Description Features The ICS1886 is designed to provide high performance clock recovery and generation for either 32.064 Mb/s, 34.368 Mb/s, 125 Mb/s or 139.264 Mb/s NRZ or NRZI serial data


    Original     		ICS1886 ICS1886 100Mbit LM393 ICS1886M cmos 4008 4008 pin out diagram ICS1886M PDF

    Untitled

    Abstract: No abstract text available
    Text: 'CS1885 B j ] Integrated Circuit Systems, Inc. High-Performance Communications PHYceiver TM General Description Features The ICS1885 is designed to provide high performance clock recovery and generation for either 25.92 Mb/s, 44.736 Mb/s, 51.84 Mb/s, or 155.52 Mb/s NRZ or NRZI serial data streams.


    OCR Scan     		CS1885 ICS1885 ICS1885 015x45 ICS1885M PDF

    LM393 data sheet

    Abstract: pin configuration of lm393 INTERNAL CIRCUIT DIAGRAM OF LM393 LM393 PIN DIAGRAM regenerator in optical ICS1886 LM393 VDD181
    Text: ICS1886 Integrated Circuit Systems, Inc. High-Performance Communications PHYceiver  General Description Features The ICS1886 is designed to provide high performance clock recovery and generation for either 32.064 Mb/s, 34.368 Mb/s, 125 Mb/s or 139.264 Mb/s NRZ or NRZI serial data streams.


    Original     		ICS1886 ICS1886 100Mbit LM393 ICS1886M LM393 data sheet pin configuration of lm393 INTERNAL CIRCUIT DIAGRAM OF LM393 LM393 PIN DIAGRAM regenerator in optical VDD181 PDF

    Untitled

    Abstract: No abstract text available
    Text: ICS1886 Integrated Circuit Systems, Inc. FD D II Fast Ethernet PHYceiver General Description Features The ICS1886 is designed to provide high performance clock recovery and generation for either 32.064 Mb/s, 34.368 Mb/s, 125 Mb/s or 139.264 Mb/s NRZ or NRZI serial data


    OCR Scan     		ICS1886 ICS1886 ICS1886M PDF

    DD88

    Abstract: No abstract text available
    Text: ICS 1886 Integrated Circuit Systems, Inc. High-Performance Communications PHYceiver TM General Description Features The ICS1886 is designed to provide high perform ance clock recovery and generation for either 32.064 Mb/s, 34.368 Mb/s, 125 Mb/s or 139.264 Mb/s NRZ or NRZI serial data streams.


    OCR Scan     		ICS1886 S1886 100Mbit LM393 ICS1886 ICS1886M DD88 PDF

    GS9090ACNE3

    Abstract: RP168 352M GS9090 GS9090A GS9090B RP165
    Text: GS9090A GenLINX III 270Mb/s Deserializer Key Features Description • SMPTE 259M-C compatible descrambling and NRZI to NRZ decoding with bypass • DVB-ASI 8b/10b decoding • Integrated line-based FIFO for data alignment/delay, clock phase interchange, DVB-ASI data packet


    Original     		GS9090A 270Mb/s 259M-C 8b/10b GS9090ACNE3 RP168 352M GS9090 GS9090B RP165 PDF

    352M

    Abstract: GS9090 GS9090A GS9090B RP165 RP168
    Text: GS9090A GenLINX III 270Mb/s Deserializer for SDI and DVB-ASI Key Features Description • SMPTE 259M-C compatible descrambling and NRZI to NRZ decoding with bypass • DVB-ASI 8b/10b decoding • Integrated line-based FIFO for data alignment/delay, clock phase interchange, DVB-ASI data packet


    Original     		GS9090A 270Mb/s 259M-C 8b/10b 352M GS9090 GS9090B RP165 RP168 PDF

    nrzi to nrz converter circuit diagram

    Abstract: nrzi TDAT40 kd212 XFORMER MX98702 MX98704 MX98704QC MX98713 MX98741
    Text: INDEX PRELIMINARY MX98704 100BASE-TX PHYSICAL DATA TRANSCEIVER 1.0 FEATURES • • • • • • • • • • • Full-Duplex Operation Generates 125-Mhz Transmit Clock and 25-Mhz SYMCLK Converts 5-Bit Parallel Transmit Data to 1-Bit Serial Data Converts Transmit NRZ Data to NRZI Data


    Original     		MX98704 100BASE-TX 125-Mhz 25-Mhz 100Base-Tx nrzi to nrz converter circuit diagram nrzi TDAT40 kd212 XFORMER MX98702 MX98704 MX98704QC MX98713 MX98741 PDF

    Untitled

    Abstract: No abstract text available
    Text: GS9090A GenLINX III 270Mb/s Deserializer for SDI and DVB-ASI Key Features Description • SMPTE 259M-C compatible descrambling and NRZI to NRZ decoding with bypass • DVB-ASI 8b/10b decoding • Integrated line-based FIFO for data alignment/delay, clock phase interchange, DVB-ASI data packet


    Original     		GS9090A 270Mb/s 259M-C 8b/10b PDF

    nrzi to nrz circuit diagram

    Abstract: nrzi to nrz converter circuit diagram MXIC MX mxic
    Text: 1 OOBASETX PHYSICAL DATA TRANSCEIVER 1.0 FEATURES • • • • • • • • • • • Full-Duplex Operation Generates 125-Mhz Transmit Clock and 25-Mhz SYMCLK Converts 5-Bit Parallel Transmit Data to 1-Bit Serial Data Converts Transmit NRZ Data to NRZI Data


    OCR Scan     		125-Mhz 25-Mhz 100Base-Tx 52-PIN MX98704 nrzi to nrz circuit diagram nrzi to nrz converter circuit diagram MXIC MX mxic PDF

    Untitled

    Abstract: No abstract text available
    Text: GS9090A GenLINX III GS9090A Preliminary Data Sheet Key Features Description • SMPTE 259M-C compatible descrambling and NRZI to NRZ decoding with bypass • DVB-ASI sync word detection and 8b/10b decoding • Integrated line-based FIFO for data alignment/delay, clock phase interchange, DVB-ASI


    Original     		GS9090A 259M-C 8b/10b 270Mb/s PDF

    Untitled

    Abstract: No abstract text available
    Text: DM9301FP 100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter General Description recovery circuits to minimize bit delay through the converter no FIFO is used to buffer data between the FX and TX interfaces . Furthermore, due to the excellent rise/fall time control by a built-in waveshaping filter, the DM9301FP needs no external filter


    Original     		DM9301FP 100Mbps DM9301FP 100Base-TX 100BASE-TX/FX 100BASE-TX DM9301FP-DS-F03 PDF

    Untitled

    Abstract: No abstract text available
    Text: DM9301 100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter General Description recovery circuits to minimize bit delay through the converter no FIFO are used to buffer data between the FX and TX interfaces . Furthermore, due to the excellent rise/fall time control by a built-in waveshaping filter, the DM9301 needs no external filter to


    Original     		DM9301 100Mbps DM9301 100Base-TX 100BASE-TX/FX 100BASE-TX CA94085, DM9301-DS-F02 PDF

    Untitled

    Abstract: No abstract text available
    Text: DM9301FP 100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter General Description recovery circuits to minimize bit delay through the converter no FIFO is used to buffer data between the FX and TX interfaces . Furthermore, due to the excellent rise/fall time control by a built-in waveshaping filter, the DM9301FP needs no external filter


    Original     		DM9301FP 100Mbps DM9301FP 100Base-TX 100BASE-TX/FX 100BASE-TX DM9301FP-DS-F03 PDF

    media converter circuit diagram

    Abstract: nrzi to nrz converter circuit diagram E1 to fiber optic converter circuit MLT 22 525 V23812 digital clock ckt diagram Tx/Fx Media Converter media converter optical fibre nrzi mlt resistor
    Text: DM9301FP 100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter General Description recovery circuits to minimize bit delay through the converter no FIFO is used to buffer data between the FX and TX interfaces . Furthermore, due to the excellent rise/fall time control by a built-in waveshaping filter, the DM9301FP needs no external filter


    Original     		DM9301FP 100Mbps DM9301FP 100Base-TX 100BASE-TX/FX 100BASE-TX DM9301FP-DS-F03 media converter circuit diagram nrzi to nrz converter circuit diagram E1 to fiber optic converter circuit MLT 22 525 V23812 digital clock ckt diagram Tx/Fx Media Converter media converter optical fibre nrzi mlt resistor PDF