Untitled
Abstract: No abstract text available
Text: MECHANICAL DATA MPDI004 – OCTOBER 1994 NT R-PDIP-T* PLASTIC DUAL-IN-LINE PACKAGE 24 PINS SHOWN PINS * A 24 28 A MAX 1.260 (32,04) 1.425 (36,20) A MIN 1.230 (31,24) 1.385 (35,18) B MAX 0.310 (7,87) 0.315 (8,00) B MIN 0.290 (7,37) 0.295 (7,49) DIM 24 13
|
Original
|
PDF
|
MPDI004
|
Untitled
Abstract: No abstract text available
Text: MECHANICAL DATA MPDI004 – OCTOBER 1994 NT R-PDIP-T* PLASTIC DUAL-IN-LINE PACKAGE 24 PIN SHOWN PINS * A 24 28 A MAX 1.260 (32,04) 1.425 (36,20) A MIN 1.230 (31,24) 1.385 (35,18) B MAX 0.310 (7,87) 0.315 (8,00) B MIN 0.290 (7,37) 0.295 (7,49) DIM 24 13
|
Original
|
PDF
|
MPDI004
|
MPDI004
Abstract: No abstract text available
Text: MECHANICAL DATA MPDI004 – OCTOBER 1994 NT R-PDIP-T* PLASTIC DUAL-IN-LINE PACKAGE 24 PIN SHOWN PINS * A 24 28 A MAX 1.260 (32,04) 1.425 (36,20) A MIN 1.230 (31,24) 1.385 (35,18) B MAX 0.310 (7,87) 0.315 (8,00) B MIN 0.290 (7,37) 0.295 (7,49) DIM 24 13
|
Original
|
PDF
|
MPDI004
MPDI004
|
Untitled
Abstract: No abstract text available
Text: PACKAGE OPTION ADDENDUM www.ti.com 12-Jan-2006 PACKAGING INFORMATION Orderable Device Status 1 Package Type Package Drawing Pins Package Eco Plan (2) Qty Lead/Ball Finish MSL Peak Temp (3) 84151012A ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pkg Type 8415101RA
|
Original
|
PDF
|
12-Jan-2006
4151012A
8415101RA
8415101SA
4152012A
8415201RA
8415201SA
4153012A
|
Untitled
Abstract: No abstract text available
Text: SN54ABT823, SN74ABT823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS158E – JANUARY 1991 – REVISED MAY 1997 D D D D D D SN54ABT823 . . . JT OR W PACKAGE SN74ABT823 . . . DB, DW, OR NT PACKAGE TOP VIEW OE 1D 2D 3D 4D 5D 6D 7D 8D 9D CLR GND These 9-bit flip-flops feature 3-state outputs
|
Original
|
PDF
|
SN54ABT823,
SN74ABT823
SCBS158E
MIL-STD-883,
JESD-17
32-mA
64-mA
sdyu001x
sgyc003d
|
30INT
Abstract: TTL LA 78141 la 78141 pinout "CMOS GATE ARRAY" fuji st zo 607
Text: TICPAL22V10Z-25C, TICPAL22V10Z-30I EPIC CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS SRPS007C – D3323, SEPTEMBER 1989 – REVISED FEBRUARY 1992 • • • • • • Virtually Zero Standby Power CLK/I I I I I I I I I I I GND Propagation Delay Time: I, I/O to I/O in the Turbo Mode
|
Original
|
PDF
|
TICPAL22V10Z-25C,
TICPAL22V10Z-30I
SRPS007C
D3323,
24-Pin
30INT
TTL LA 78141
la 78141 pinout
"CMOS GATE ARRAY" fuji
st zo 607
|
Untitled
Abstract: No abstract text available
Text: SN54ALS996, SN74ALS996 8-BIT D-TYPE EDGE-TRIGGERED READ-BACK LATCHES SDAS098B – OCTOBER 1984 – REVISED JANUARY 1995 • • • • 3-State I/O-Type Read-Back Inputs Bus-Structured Pinout T/C Determines True or Complementary Data at Q Outputs Package Options Include Plastic
|
Original
|
PDF
|
SN54ALS996,
SN74ALS996
SDAS098B
300-mil
SN54ALS996
SN74ALS996
|
Untitled
Abstract: No abstract text available
Text: MAX208 5ĆV MULTICHANNEL RSĆ232 LINE DRIVER/RECEIVER WITH ±15ĆkV ESD PROTECTION SLLS596B − OCTOBER 2003 − REVISED JUNE 2006 D ESD Protection for RS-232 I/O Pins D D D D D D D DB, DW, OR NT PACKAGE TOP VIEW − ±15 kV − Human-Body Model (HBM) Meets or Exceeds the Requirements of
|
Original
|
PDF
|
MAX208
RS232
SLLS596B
RS-232
TIA/EIA-232-F
|
Untitled
Abstract: No abstract text available
Text: 74AC11240 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS SCAS448A – MAY 1987 – REVISED APRIL 1996 D D D D D DB, DW, OR NT PACKAGE TOP VIEW Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise
|
Original
|
PDF
|
74AC11240
SCAS448A
500-mA
300-mil
|
Untitled
Abstract: No abstract text available
Text: ADS ADS 780 ADS7805 780 5 5 SBAS020D – JANUARY 1996 – REVISED OCTOBER 2006 16-Bit, 10µs Sampling, CMOS ANALOG-to-DIGITAL CONVERTER FEATURES DESCRIPTION ● ● ● ● The ADS7805 is a complete 16-bit sampling, Analog-toDigital A/D converter using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, Successive Approximation Register (SAR) A/D converter with
|
Original
|
PDF
|
ADS7805
SBAS020D
16-Bit,
ADS7805
16-bit
100kHz
20kHz
12-BIT
ADS7804
|
Untitled
Abstract: No abstract text available
Text: SN54ALS646, SN54ALS648, SN54AS646 SN74ALS646A, SN74ALS648A, SN74AS646, SN74AS648 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SDAS039F – DECEMBER 1983 – REVISED JANUARY 1995 • • • • • Independent Registers for A and B Buses Multiplexed Real-Time and Stored Data
|
Original
|
PDF
|
SN54ALS646,
SN54ALS648,
SN54AS646
SN74ALS646A,
SN74ALS648A,
SN74AS646,
SN74AS648
SDAS039F
300-mil
|
Untitled
Abstract: No abstract text available
Text: SN54AS823A, SN74AS823A, SN74AS824A 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS231A – JUNE 1984 – REVISED AUGUST 1995 • • • • • • Functionally Equivalent to AMD’s AM29823 and AM29824 Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With
|
Original
|
PDF
|
SN54AS823A,
SN74AS823A,
SN74AS824A
SDAS231A
AM29823
AM29824
300-mil
SN54AS823A
SN74AS823A
|
Untitled
Abstract: No abstract text available
Text: SN10KHT5574 OCTAL ECL-TO-TTL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND 3-STATE OUTPUTS SDZS010 – JANUARY 1990 – REVISED OCTOBER 1990 • • • • • DW OR NT PACKAGE TOP VIEW 10KH Compatible ECL Clock and TTL Control Inputs 1Q 2Q 3Q 4Q
|
Original
|
PDF
|
SN10KHT5574
SDZS010
|
Untitled
Abstract: No abstract text available
Text: 74ACT11623 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS059A – D2957, JULY 1987 – REVISED APRIL 1993 • • • • • • • DW OR NT PACKAGE TOP VIEW Local Bus-Latch Capability Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes
|
Original
|
PDF
|
74ACT11623
SCAS059A
D2957,
500-mA
300-mil
|
|
|
Untitled
Abstract: No abstract text available
Text: SN54ALS576B, SN54AS576 SN74ALS576B, SN74ALS577A, SN74AS576 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS065B – DECEMBER 1982 – REVISED JANUARY 1995 • • • • 3-State Buffer-Type Inverting Outputs Drive Bus Lines Directly Bus-Structured Pinout
|
Original
|
PDF
|
SN54ALS576B,
SN54AS576
SN74ALS576B,
SN74ALS577A,
SN74AS576
SDAS065B
SN74ALS577A
300-mil
|
Untitled
Abstract: No abstract text available
Text: SN54ABT827, SN74ABT827 10ĆBIT BUFFERS/DRIVERS WITH 3ĆSTATE OUTPUTS SCBS159E − JANUARY 1991 − REVISED APRIL 2005 D State-of-the-Art EPIC-ΙΙB BiCMOS Design D D D D D D SN54ABT827 . . . JT PACKAGE SN74ABT827 . . . DB, DW, NT, OR PW PACKAGE TOP VIEW
|
Original
|
PDF
|
SN54ABT827,
SN74ABT827
SCBS159E
SN54ABT827
JESD-17
32-mA
64-mA
|
Untitled
Abstract: No abstract text available
Text: SN54ABT841, SN74ABT841A 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS196D – FEBRUARY 1991 – REVISED MAY 1997 D D D D D D State-of-the-Art EPIC-ΙΙB BiCMOS Design Significantly Reduces Power Dissipation ESD Protection Exceeds 2000 V Per
|
Original
|
PDF
|
SN54ABT841,
SN74ABT841A
10-BIT
SCBS196D
MIL-STD-883,
JESD-17
SN54ABT841
32-mA
64-mA
|
Untitled
Abstract: No abstract text available
Text: SN54ABT652A, SN74ABT652A OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS072F – JANUARY 1991 – REVISED MAY 1997 D D D CLKAB SAB OEAB A1 A2 A3 A4 A5 A6 A7 A8 GND 1 24 2 23 3 22 4 21 5 20 6 19 7 18 8 17 9 16 10 15 11 14 12 13 VCC CLKBA SBA OEBA B1
|
Original
|
PDF
|
SN54ABT652A,
SN74ABT652A
SCBS072F
SN54ABT652A
|
Untitled
Abstract: No abstract text available
Text: SN54BCT8374A, SN74BCT8374A SCAN TEST DEVICES WITH OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS SCBS045E – JUNE 1990 – REVISED JULY 1996 D D D D D description The ’BCT8374A scan test devices with octal edge-triggered D-type flip-flops are members of the Texas Instruments SCOPE testability
|
Original
|
PDF
|
SN54BCT8374A,
SN74BCT8374A
SCBS045E
BCT8374A
SN54BCT8374A
|
Untitled
Abstract: No abstract text available
Text: SN54BCT8245A, SN74BCT8245A SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS SCBS043E – MAY 1990 – REVISED JULY 1996 D D D D D description The ’BCT8245A scan test devices with octal bus transceivers are members of the Texas Instruments SCOPE testability integratedcircuit family. This family of devices supports IEEE
|
Original
|
PDF
|
SN54BCT8245A,
SN74BCT8245A
SCBS043E
BCT8245A
SN54BCT8245A
|
Untitled
Abstract: No abstract text available
Text: SN74BCT25642 25ĆΩ OCTAL BUS TRANSCEIVER ą SCBS047C − DECEMBER 1989 − REVISED NOVEMBER 1993 • • • • • • • DW OR NT PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds
|
Original
|
PDF
|
SN74BCT25642
SCBS047C
MIL-STD-883C,
188-mA
|
HC652
Abstract: SN54HC652 SN74HC652 SN74HC652DW SN74HC652DWR SN74HC652NT SNJ54HC652FK SNJ54HC652JT SNJ54HC652W SAB 0600
Text: SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCLS151E – DECEMBER 1982 – REVISED MARCH 2003 D D D D D D D Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max ICC
|
Original
|
PDF
|
SN54HC652,
SN74HC652
SCLS151E
SN54HC652
HC652
SN54HC652
SN74HC652
SN74HC652DW
SN74HC652DWR
SN74HC652NT
SNJ54HC652FK
SNJ54HC652JT
SNJ54HC652W
SAB 0600
|
HCT646
Abstract: SN54HCT646 SN74HCT646 SN74HCT646DW SN74HCT646DWR SN74HCT646NT SNJ54HCT646FK SNJ54HCT646JT SNJ54HCT646W
Text: SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCLS178C – MARCH 1984 – REVISED MARCH 2003 D D D D Operating Voltage Range of 4.5 V to 5.5 V Low Power Consumption, 80-µA Max ICC Typical tpd = 12 ns ±6-mA Output Drive at 5 V
|
Original
|
PDF
|
SN54HCT646,
SN74HCT646
SCLS178C
SN54HCT646
HCT646
SN54HCT646
SN74HCT646
SN74HCT646DW
SN74HCT646DWR
SN74HCT646NT
SNJ54HCT646FK
SNJ54HCT646JT
SNJ54HCT646W
|
abt646a
Abstract: A115-A SN54ABT646A SN74ABT646A SN74ABT646ANT
Text: SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3ĆSTATE OUTPUTS SCBS069H − JULY 1991 − REVISED MAY 2004 D Typical VOLP Output Ground Bounce D D D Latch-Up Performance Exceeds 500 mA Per <1 V at VCC = 5 V, TA = 25°C High-Drive Outputs (−32-mA IOH, 64-mA IOL)
|
Original
|
PDF
|
SN54ABT646A,
SN74ABT646A
SCBS069H
-32-mA
64-mA
JESD-17
000-V
A114-A)
A115-A)
SN54ABT646A
abt646a
A115-A
SN54ABT646A
SN74ABT646A
SN74ABT646ANT
|