MM741
Abstract: AN-90 MM74165N MM74C165 MS-001 N16E
Text: Revised May 2002 MM74C165 Parallel-Load 8-Bit Shift Register General Description Features The MM74C165 functions as an 8-bit parallel-load, serial shift register. Data is loaded into the register independent of the state of the clock s when PARALLEL LOAD (PL) is
|
Original
|
PDF
|
MM74C165
MM74C165
MM741
AN-90
MM74165N
MS-001
N16E
|
MM741
Abstract: AN-90 MM74165N MM74C165 MS-001 N16E
Text: Revised January 1999 MM74C165 Parallel-Load 8-Bit Shift Register General Description The MM74C165 functions as an 8-bit parallel-load, serial shift register. Data is loaded into the register independent of the state of the clock s when PARALLEL LOAD (PL) is
|
Original
|
PDF
|
MM74C165
MM74C165
MM741
AN-90
MM74165N
MS-001
N16E
|
Untitled
Abstract: No abstract text available
Text: October 1987 Revised January 1999 SEMICONDUCTOR!!^ the enable must be changed to a high level disabled only while the clock is HIGH. General Description Features • Wide supply voltage range: ■ Guaranteed noise margin: Qy, highest-order bit (P7) first. New serial data may be
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: O ctober 1987 Revised January 1999 SEMICONDUCTOR TM MM74C165 Parallel-Load 8-Bit Shift Register General Description the enable m ust be changed to a high level disabled only w hile the clock is HIGH. The M M 74C 165 functions as an 8-bit parallel-load, serial
|
OCR Scan
|
PDF
|
MM74C165
|
