CY241V08A-41
Abstract: CY241V08ASC-41 CY241V08ASC-41T max pkg s8 power
Text: CY241V08A-41 MPEG Clock Generator with VCXO Features • • • • Benefits Integrated phase-locked loop PLL Low-jitter, high-accuracy outputs VCXO with analog adjust 3.3V operation • Highest-performance PLL tailored for multimedia applications • Meets critical timing requirements in complex system
|
Original
|
PDF
|
CY241V08A-41
27-MHz
MK3741
83cts
CY241V08A-41
CY241V08ASC-41
CY241V08ASC-41T
max pkg s8 power
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES476 – AUGUST 2003 D D D D D D Member of the Texas Instruments Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32-BIT
SCES476
000-V
A114-A)
A115-A)
|
ICS954141CFLF
Abstract: ics954310bglf ICS9LPRS552AGLF ICS9LPR316AGLF ics952617 ICS954206AGLF ICS9LP505 ICS9LP505-2 ICS954123BFLF L0607
Text: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA 95138 PRODUCT/PROCESS CHANGE NOTICE PCN PCN #: L-0607-01R1 Product Affected: Date Effective: Contact: Title: Phone #: Fax #: E-mail: DATE: 6-Oct-06 MEANS OF DISTINGUISHING CHANGED DEVICES:
|
Original
|
PDF
|
L-0607-01R1
6-Oct-06
ICS9LPRS588CGLF
ICS9P750CGLF
ICS9P929CFLF
ICS9P935AFLF
ICS9P936AFLF
ICS9P956AFLF
ICS954141CFLF
ics954310bglf
ICS9LPRS552AGLF
ICS9LPR316AGLF
ics952617
ICS954206AGLF
ICS9LP505
ICS9LP505-2
ICS954123BFLF
L0607
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32BIT
SCES476
000-V
A114-A)
A115-A)
32-bit
|
A115-A
Abstract: C101 SN74AUCH32374 MK374
Text: SN74AUCH32374 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES476 – AUGUST 2003 D D D D D D Member of the Texas Instruments Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32-BIT
SCES476
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUCH32374
MK374
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32BIT
SCES476
000-V
A114-A)
A115-A)
32-bit
|
SIWARD 25 MHZ crystal
Abstract: CG6235AS XTL001050A-13 8333
Text: CG6235AS MPEG Clock Generator with VCXO Features • • • • Benefits Integrated phase-locked loop PLL Low-jitter, high-accuracy outputs VCXO with analog adjust 3.3V operation • Highest-performance PLL tailored for multimedia applications • Meets critical timing requirements in complex system
|
Original
|
PDF
|
CG6235AS
27-MHz
MK3741
33MHzfor
CG6235AS
SIWARD 25 MHZ crystal
XTL001050A-13
8333
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32BIT
SCES476
000-V
A114-A)
A115-A)
32-bit
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32BIT
SCES476
000-V
A114-A)
A115-A)
32-bit
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES476 – AUGUST 2003 D D D D D D Member of the Texas Instruments Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32-BIT
SCES476
000-V
A114-A)
A115-A)
32-bstruments
|
CRM1076DJ
Abstract: ICS954123BFLF ICS671GI-16LF ICS954148AFLF IDT5V5218PGGI crm 1066c ics633 IDTQS5V993-5QI ics954148af ICS950913CF
Text: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138 PRODUCT/PROCESS CHANGE NOTICE PCN PCN #: A0704-01 Product Affected: Date Effective: Contact: Title: Phone #: Fax #: E-mail: DATE: 4/30/2007 SOIC, TSSOP, SSOP, QSOP, MLF, PDIP
|
Original
|
PDF
|
A0704-01
IDTQS74FCT2374TSO
IDTQS74FCT2574ATQ
IDTQS74FCT2827ATSO
IDTQS74FCT251ATQ
IDTQS74FCT2574CTQ
IDTQS74FCT2827BTQ
IDTQS74FCT251ATSO
IDTQS74FCT2574TQ
IDTQS74FCT2827BTSO
CRM1076DJ
ICS954123BFLF
ICS671GI-16LF
ICS954148AFLF
IDT5V5218PGGI
crm 1066c
ics633
IDTQS5V993-5QI
ics954148af
ICS950913CF
|
ics633m
Abstract: ICS9112BM-17 EME-G700 EME-G600 ICS9155C-02CW20 ICS9170-01CS08 ics5342-3 EMEG700 qmi519 ICS405M
Text: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138 PRODUCT/PROCESS CHANGE NOTICE PCN PCN #: A-0607-06 DATE: 29-Sep-2006 MEANS OF DISTINGUISHING CHANGED DEVICES: Product Affected: PLCC, SOIC 150 mil/300 mil (Standard Package)
|
Original
|
PDF
|
29-Sep-2006
mil/300
29-Dec-2006
CHANGK3727S
MPC962305D-1H
MK2059-01SI
MK3732-10S
MPC962308D-1
MK2302S-01
MK3732-17S
ics633m
ICS9112BM-17
EME-G700
EME-G600
ICS9155C-02CW20
ICS9170-01CS08
ics5342-3
EMEG700
qmi519
ICS405M
|
ha1350
Abstract: CG6235AS XTL001050A-13 SIWARD 25 MHZ crystal Siward crystal A1350
Text: CG6235AS MPEG Clock Generator with VCXO Features • • • • Benefits Integrated phase-locked loop PLL Low-jitter, high-accuracy outputs VCXO with analog adjust 3.3V operation • Highest-performance PLL tailored for multimedia applications • Meets critical timing requirements in complex system
|
Original
|
PDF
|
CG6235AS
27-MHz
MK3741
33MHz
CG6235AS
ha1350
XTL001050A-13
SIWARD 25 MHZ crystal
Siward crystal
A1350
|
9LRS954A4GLF
Abstract: 954148AFLF 954128AFLF 9LPRS419DFLF 9LPR600CGLF 9lprs437aflf 9LPRS587EGLF 9lprs501pglf 951461BGLF 9LPRS479BGLF
Text: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138 PRODUCT/PROCESS CHANGE NOTICE PCN PCN #: TB1010-01 DATE: 28-Oct-2010 MEANS OF DISTINGUISHING CHANGED DEVICES: Product Affected: Product Mark Selective IDT products Back Mark
|
Original
|
PDF
|
TB1010-01
28-Oct-2010
28-Jan-2011
V103YLF
MK74CB218BRLFTR
V103YLFT
MK74CB218RLF
V104YLF
MK74CB218RLFTR
V104YLFT
9LRS954A4GLF
954148AFLF
954128AFLF
9LPRS419DFLF
9LPR600CGLF
9lprs437aflf
9LPRS587EGLF
9lprs501pglf
951461BGLF
9LPRS479BGLF
|
|
|
ICS859S0212
Abstract: EME-G600 ICS280G IDT5V5218PGGI EME G600 IDT71256L35PDG IDT74FCT245ATQG ICS650AG-54LF ICS475G ICS854104AGLF
Text: Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138 PRODUCT/PROCESS CHANGE NOTICE PCN PCN #: A0704-01R1 Product Affected: Date Effective: Contact: Title: Phone #: Fax #: E-mail: DATE: 10/8/2007 SOIC, TSSOP, SSOP, QSOP, and PDIP
|
Original
|
PDF
|
A0704-01R1
IDTQS3VH257S1
IDTQS5LV931-80QG
IDTQS3126Q
IDTQS3800QG
IDTQS3VH257S1G
IDTSP0001AS
IDTSP306DC
ICSVF2509BGLN
ICS859S0212
EME-G600
ICS280G
IDT5V5218PGGI
EME G600
IDT71256L35PDG
IDT74FCT245ATQG
ICS650AG-54LF
ICS475G
ICS854104AGLF
|
VCXO 27MHZ
Abstract: No abstract text available
Text: PRELIMINARY CY241V08-41 MPEG Clock Generator with VCXO Features • • • • Benefits Integrated phase-locked loop PLL Low-jitter, high-accuracy outputs VCXO with analog adjust 3.3V operation • Highest-performance PLL tailored for multimedia applications
|
Original
|
PDF
|
CY241V08-41
27-MHz
27MHz
33MHz
MK3741
CY241V08-41
VCXO 27MHZ
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
SCES476
000-V
A114-A)
A115-A)
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
SCES476
000-V
A114-A)
A115-A)
|
MK374
Abstract: A115-A C101 SN74AUCH32374
Text: SN74AUCH32374 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES476 – AUGUST 2003 D D D D D D Member of the Texas Instruments Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32-BIT
SCES476
000-V
A114-A)
A115-A)
MK374
A115-A
C101
SN74AUCH32374
|
A115-A
Abstract: C101 SN74AUCH32374
Text: SN74AUCH32374 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS SCES476 – AUGUST 2003 D D D D D D Member of the Texas Instruments Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32-BIT
SCES476
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUCH32374
|
CY241V08A-41
Abstract: CY241V08ASC-41 CY241V08ASC-41T
Text: CY241V08A-41 MPEG Clock Generator with VCXO Features • • • • Benefits Integrated phase-locked loop PLL Low-jitter, high-accuracy outputs VCXO with analog adjust 3.3V operation • Highest-performance PLL tailored for multimedia applications • Meets critical timing requirements in complex system
|
Original
|
PDF
|
CY241V08A-41
27-MHz
MK3741
CY241V08A-41
CY241V08ASC-41
CY241V08ASC-41T
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
SCES476
000-V
A114-A)
A115-A)
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
SCES476
000-V
A114-A)
A115-A)
|
Untitled
Abstract: No abstract text available
Text: SN74AUCH32374 32ĆBIT EDGEĆTRIGGERED DĆTYPE FLIPĆFLOP WITH 3ĆSTATE OUTPUTS SCES476 − AUGUST 2003 D Member of the Texas Instruments D D D D D Widebus+ Family Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
|
Original
|
PDF
|
SN74AUCH32374
32BIT
SCES476
000-V
A114-A)
A115-A)
32-bit
|
