SO-DIMM 144-pin
Abstract: No abstract text available
Text: Preliminary Spec. MITSUBISHI LSIs Some contents are subject to change without notice. MH1S64CXJJ-12,-15 67108864-BIT 1048576-WORD BY 64-BIT SynchronousDRAM Serial PD Operation Clock and Data Conventions Data states onthe SDA line can change only during SCL LOW.SDA state changes during SCL HIGH are reserved
|
Original
|
PDF
|
MH1S64CXJJ-12
67108864-BIT
1048576-WORD
64-BIT
MIT-DS-0061-0
80Max
SO-DIMM 144-pin
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI LSIs Some contents are subject to change without notice. MH1 S64CXJJ-12,-15 67108864-B IT 1048576-W Q RD BY 64-BIT SynchronousDRAM DESCRIPTION The MH1S64CXJJ is 1048576-word by 64-bit Synchronous DRAM module. This consists of four industry standard 1Mx16 Synchronous DRAMs in
|
OCR Scan
|
PDF
|
S64CXJJ-12
67108864-B
048576-W
64-BIT
MH1S64CXJJ
1048576-word
64-bit
1Mx16
83MHz
67MHz
|
MH2V645CZJJ-6
Abstract: MH2V64CZJJ-6 MH4V6445AXJJ-6 MH4V6445AXJJ6 M5M4V16s30
Text: • 168 pin 8 BYTE-BUFFERED DIMM Continued ' Memory capacity [Bit] 576M Bit Configuration {Word X Bit) Power supply voltage Load tC • Outward dimensions Contact W X H X D (m m ) natine M5M467800AJx9 1 3 3.35X 3!.75X 4.6 M5M465800AJx9 133.35X31.75X4.6 M5M467805AJX9
|
OCR Scan
|
PDF
|
35X31
35X25
M5M467800AJx9
M5M465800AJx9
8Mx72
M5M467805AJX9
M5M465805AJx9
M5M467400AJx18
1152M
MH2V645CZJJ-6
MH2V64CZJJ-6
MH4V6445AXJJ-6
MH4V6445AXJJ6
M5M4V16s30
|