portable dvd player schematic diagrams
Abstract: MC 1310 stereo endecoder fm stereo MAS3539F g.729 codec chip MC 1310 stereo decoder 12 v dc - 24 v dc step-up converter schematic g.729 codec
Text: DATA SHEET MICRONAS June 30, 2004 6251-505-1DS MAS 35x9F MPEG Layer 2/3, AAC Audio Decoder, G.729 Annex A Codec MICRONAS MAS 35x9F DATA SHEET Contents Page Section Title 5 6 6 7 1. 1.1. 1.2. 1.3. Introduction Features Features of the MAS 35x9F Family Application Overview
|
Original
|
35x9F
6251-505-1DS
35x9F
portable dvd player schematic diagrams
MC 1310 stereo endecoder fm stereo
MAS3539F
g.729 codec chip
MC 1310 stereo decoder
12 v dc - 24 v dc step-up converter schematic
g.729 codec
|
PDF
|
EB6181B1COB77K60KA1
Abstract: dcf77 code DAEV6181B1COB
Text: DAEV6181B1COB.000 7 May, 2012 DUAL BAND TIME SIGNAL RECEIVER MODULE • Tuned ferrite antenna • AM receiver IC board • Reception of: - DCF77 / MSF - JJY60 / JJY40 INTRODUCTION The dual band time signal receiver module comprises of a ferrite antenna and an AM receiver
|
Original
|
DAEV6181B1COB
DCF77
JJY60
JJY40
MAS6181B1
EB6181B1COB77K60KA1
60kHz
EB6181B1COB60K40KA1
EB6181B1COB77K60KA1
dcf77 code
|
PDF
|
MAS6279
Abstract: A/MAS6279C
Text: DA6279C.001 14 March 2013 MAS6279C This is preliminary information on a new product under development. Micro Analog Systems Oy reserves the right to make any changes without notice. IC FOR 5.00 – 64.00 MHz VCTCXO Fifth Order Compensation Frequency Stability ± 0.14 ppm
|
Original
|
DA6279C
MAS6279C
MAS6279C
MAS6279
A/MAS6279C
|
PDF
|
MAS6240C2HP06
Abstract: No abstract text available
Text: DA6240C.001 7 March, 2013 MAS6240C Piezo Driver with Multi-Mode Charge Pump • Both Single Ended and Differential Output • Three-Step Volume Adjusting • Up to 18Vpp Output from 3V Supply • One Wire Audio & Shutdown Control • High Efficiency • Solution without Inductors
|
Original
|
DA6240C
MAS6240C
18Vpp
MAS6240
MAS6240C2HP06
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DA6240C.004 29 April, 2015 MAS6240C Piezo Driver with Multi-Mode Charge Pump • Both Single Ended and Differential Output • Three-Step Volume Adjusting • Up to 18Vpp Output from 3V Supply • One Wire Audio & Shutdown Control • High Efficiency • Solution without Inductors
|
Original
|
DA6240C
MAS6240C
18Vpp
MAS6240
|
PDF
|
free mbus master
Abstract: SuperSPARC VOLTAGE REGULATOR 78 IEEE754 SS20 STP1021A STP5011D STP5011DMBUS75 M-BUS mbus controllers
Text: STP5011D July 1997 SuperSPARC -II MBus Modules DATA SHEET 75/85 MHz SuperSPARC-II + 1 MB E-Cache DESCRIPTION The STP5011D is the MBus module incorporating the latest SuperSPARC-II microprocessor. This module provides a CPU sub-system with the high performance superscalar SuperSPARC-II microprocessor STP1021A
|
Original
|
STP5011D
STP5011D
STP1021A)
STP1091)
IEEE754
KByte021A.
STP5011DMBUS-75
free mbus master
SuperSPARC
VOLTAGE REGULATOR 78
SS20
STP1021A
STP5011DMBUS75
M-BUS
mbus controllers
|
PDF
|
SuperSPARC
Abstract: M-BUS
Text: Preliminary STP5011B SPARC Technology Business November 1994 60, 50 MHz SuperSPARC MBus Module DATA SHEET SuperSPARC + E-Cache MBus Module D e s c r i p t io n The STP501 IB is one of the members of the SuperSPARC based MBus module products. It is designed
|
OCR Scan
|
STP5011B
STP501
STP1020A)
STP1090A)
STP1020A
an100
STP5011BMB
US-50
SuperSPARC
M-BUS
|
PDF
|
MT9173
Abstract: MT9173AE MT9173AN MT9173AP MT9174 MT9174AE MT9174AN MT9174AP
Text: ISO2-CMOS ST-BUS FAMILY MT9173/74 Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB Features • • ISSUE 2 • • • • • Receive sync output pulse Full duplex transmission over a single twisted pair Selectable 80 or 160 kbit/s line rate
|
Original
|
MT9173/74
MT9173AE
300mil)
MT9173AN
MT9173AP
MT9174AE
MT9174AN
MT9174AP
160kB
MT9173
MT9173AE
MT9173AN
MT9173AP
MT9174
MT9174AE
MT9174AN
MT9174AP
|
PDF
|
supersparc
Abstract: mbr d type 51 pins connector mbus controllers
Text: Preliminary ^ SPARC Technology Business STP5022B November 1994 Dual 50 MHz SuperSPARC MBus Module DATA SHEET Dual SuperSPARC + E-Cache Module D e s c r i p t io n The STP5022B is a dual SuperSPARC based MBus module. It is designed with the latest high perfor
|
OCR Scan
|
STP5022B
STP5022B
STP1020A)
STP1090A)
STP1020A
STP5022BMBUS-50
STP1020As,
STP1090As,
supersparc
mbr d type 51 pins connector
mbus controllers
|
PDF
|
supersparc
Abstract: No abstract text available
Text: Preliminary STP5010A SPARC Technology Business November 1994 5 0 MHz SuperSPARC MBus Module DATA SHEET SuperSPARC Only MBus Module D e s c r i p t io n The STP5010A is one of the members of the SuperSPARC based MBus module products. The STP5010A is designed with the latest high performance superscalar SuperSPARC STP1020A micro
|
OCR Scan
|
STP5010A
STP5010A
STP1020A)
Module-50
STP5010AMBUS-50
STP1020A
supersparc
|
PDF
|
D985
Abstract: d985 k ICA11 TS9000 TS9001
Text: TAIWAN E SEMICONDUCTOR pb RoHS TS9001 Series 300mA CMOS LDO with Enable CO M PLIANCE SOT-25 5 4 Pin Definition: 1. Input 2. Ground 3. Enable 1 23 4. B ypass 5. Output General D escription The TS9001 series is a positive voltage linear regulator developed utilizing CMOS technology featured low quiescent
|
OCR Scan
|
TS9001
300mA
OT-25
D985
d985 k
ICA11
TS9000
|
PDF
|
MT9174AE
Abstract: MT9174AN MT9174AP MT9173 MT9173AE MT9173AN MT9173AP MT9174 TC 9151 P
Text: ISO2-CMOS ST-BUS FAMILY MT9173/74 Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB Features • • DS5131 • • • • • • Receive sync output pulse Full duplex transmission over a single twisted pair Selectable 80 or 160 kbit/s line rate
|
Original
|
MT9173/74
DS5131
MT9173
MT9174
MT9171/72
MT9173/74
MT9174AE
MT9174AN
MT9174AP
MT9173
MT9173AE
MT9173AN
MT9173AP
MT9174
TC 9151 P
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ISO2-CMOS ST-BUS FAMILY MT9173/74 Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB Features • • DS5131 • • • • • • Receive sync output pulse Full duplex transmission over a single twisted pair Selectable 80 or 160 kbit/s line rate
|
Original
|
MT9173/74
DS5131
MT9173
MT9174
MT9171/72
MT9173/74
|
PDF
|
k 1507
Abstract: GTJS marking A07 d marking code dpak transistor 12v output CIRCUIT DIAGRAM voltage regulator 78 series 3 pin
Text: E SEMICONDUCTOR TAIW AN TS78M00LA Series 3-Terminal 500mA Positive Voltage Regulator pb RoHS CO M PLIANCE TO-252 (DPAK) Pin Definition: 1. Input 2. Ground (tab) 3. Output »m T 1 2 3 1 23 G eneral Description The TS78MÛ0LA Series positive voltage regulators are identical to the popular TS7800A Series devices, except that
|
OCR Scan
|
TS78M00LA
500mA
O-220
O-252
TS78MÃ
500mA
k 1507
GTJS
marking A07
d marking code dpak transistor
12v output CIRCUIT DIAGRAM
voltage regulator 78 series 3 pin
|
PDF
|
|
|
TC 9151 P
Abstract: No abstract text available
Text: ISO2-CMOS ST-BUS FAMILY MT9173/74 Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB Features • • • • • • • • • • DS5131 • • • • -40°C to CDSTi/ CDi F0/CLD C4/TCK F0o/RCK MS0 MS1 MS2 Transmit
|
Original
|
MT9173/74
DS5131
MT9173
MT9174
MT9171/72
MT9173/74
MT9173
MT917ability
TC 9151 P
|
PDF
|
telephone* -"transmission lines" awg attenuation
Abstract: DS5130 MT9171 MT9171AE MT9171AN MT9171AP MT9172 MT9172AE MT9172AN MT9172AP
Text: ISO2-CMOS ST-BUS FAMILY MT9171/72 Digital Subscriber Interface Circuit Digital Network Interface Circuit Features • • • • • • • • • DS5130 • • February 1999 Ordering Information MT9171AE 22 Pin Plastic DIP 400 mil MT9171AN 24 Pin SSOP
|
Original
|
MT9171/72
DS5130
MT9171AE
MT9171AN
MT9171AP
MT9172AE
MT9172AN
MT9172AP
telephone* -"transmission lines" awg attenuation
DS5130
MT9171
MT9171AE
MT9171AN
MT9171AP
MT9172
MT9172AE
MT9172AN
MT9172AP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DA6502.009 19 December 2012 MAS6502 Piezoresistive Sensor Signal Interface IC • Optimized for Piezoresistive Pressure Sensors • Very Low Power Consumption • Ratiometric 16 Bit ∆Σ ADC • Linearity 14 Bits • Internal Clock Oscillator • Serial Data Interface I2C Bus
|
Original
|
DA6502
MAS6502
MAS6502
|
PDF
|
PLCC IC le 9148
Abstract: TC 9151 P tc 9152 p
Text: g l M ITEL i s o 2- c m o s s t- b u s f a m i l y M T 9 1 7 3 /7 4 Digital Subscriber Interface Circuit w ith RxSB Digital Network Interface Circuit w ith RxSB SEMICONDUCTOR DS5131 Features ISSUE 3 February 1999 Ordering Information MT9173AE 24 Pin Plastic DIP (300mil
|
OCR Scan
|
DS5131
MT9173AE
300mil)
MT9173AN
MT9173AP
MT9174AE
MT9174AN
PLCC IC le 9148
TC 9151 P
tc 9152 p
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DA6512.000 11 July, 2012 MAS6512 This is preliminary information on a new product under development. Micro Analog Systems Oy reserves the right to make any changes without notice. Capacitive Sensor Signal Interface IC Single or Dual Capacitance Sensors Low Voltage Operation
|
Original
|
DA6512
MAS6512
16-Bit
MAS6512
12-modu
|
PDF
|
cdi unit
Abstract: transformer dnic MT8971B MT8971BE MT8971BP MT8972B MT8972BC MT8972BE MT8972BP zpd n
Text: ISO2-CMOS ST-BUS FAMILY MT8971B/72B Digital Subscriber Interface Circuit Digital Network Interface Circuit Features ISSUE 7 • Full duplex transmission over a single twisted pair • Selectable 80 or 160 kbit/s line rate • Adaptive echo cancellation
|
Original
|
MT8971B/72B
8971B)
8972B)
MT8971BE
MT8972BE
MT8972BC
MT8971BP
MT8972BP
MT8971B
cdi unit
transformer dnic
MT8971B
MT8971BE
MT8971BP
MT8972B
MT8972BC
MT8972BE
MT8972BP
zpd n
|
PDF
|
Telecom
Abstract: detailed circuit dc cdi timing dc dc for CDI Circuit cdi circuit diagram C333P Philips Varistors detailed circuit dc cdi
Text: ISO2-CMOS ST-BUS FAMILY MT9171/72 Digital Subscriber Interface Circuit Digital Network Interface Circuit Data Sheet Features March 2006 • Full duplex transmission over a single twisted pair • Selectable 80 or 160 kbit/s line rate • Adaptive echo cancellation
|
Original
|
MT9171/72
MT9171/72AE
MT9171/72AN
MT9171/72AP
MT9171/72APR
MT9171/72ANR
MT9171/72AE1
MT9171/72AP1
Telecom
detailed circuit dc cdi timing
dc dc for CDI Circuit
cdi circuit diagram
C333P
Philips Varistors
detailed circuit dc cdi
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ISO2-CMOS ST-BUS FAMILY MT9171/72 Digital Subscriber Interface Circuit Digital Network Interface Circuit Features • • • • • • • • • DS5130 • • February 1999 Ordering Information MT9171AE 22 Pin Plastic DIP 400 mil MT9171AN 24 Pin SSOP
|
Original
|
MT9171/72
DS5130
MT9171AE
MT9171AN
MT9171AP
MT9172AE
MT9172AN
MT9172AP
|
PDF
|
MT9172AP
Abstract: MT9172AN MT9171AN MT9171AP MT9172 MT9172AC MT9172AE MT9171 MT9171AE 9140E
Text: ISO2-CMOS ST-BUS FAMILY MT9171/72 Digital Subscriber Interface Circuit Digital Network Interface Circuit Features ISSUE 1 • Full duplex transmission over a single twisted pair • Selectable 80 or 160 kbit/s line rate • Adaptive echo cancellation
|
Original
|
MT9171/72
MT9171AE
MT9172AE
MT9172AC
MT9171AN
MT9172AN
MT9171AP
MT9172AP
MT9172AP
MT9172AN
MT9171AN
MT9171AP
MT9172
MT9172AC
MT9172AE
MT9171
MT9171AE
9140E
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DA6510.004 15 March, 2013 MAS6510 Capacitive Sensor Signal Interface IC 1 This is preliminary inf ormation on a new product under dev elopment. Micro Analog Sy stems Oy reserv es the right to make any changes without notice. • • • • • • • Single or Dual Capacitance Sensors
|
Original
|
DA6510
MAS6510
24-Bit
MAS6510
|
PDF
|
