Untitled
Abstract: No abstract text available
Text: MITSUBISHI -CDGTL LOGIC} Tl Î>ÊÏ h2M1ÛE7 00l24Tfi □ T MITSUBISHI ALSTTLs M74ALS258P ^ QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER W ITH 3-STATE OUTPUT (INVERTED 6249827 MITSUBISHI 9 1D 12498 CDGTL LOGIC) DESCRIPTION The M 74ALS258P is a sem iconductor integrated cir
|
OCR Scan
|
PDF
|
00l24Tfi
M74ALS258P
74ALS258P
150mil
16P2P
16-PIN
T-90-20
20P2V
20-PIN
|
00155L
Abstract: No abstract text available
Text: .^ 0«° M 74 ALS 534 P " 7 ^ ^ -O *7'¿ » S ' MITSUBISHI ALSTTLs OCTAL D-TYPE EDGE-TRIGGERED FLIP FLOP W ITH 3-STATE OUTPUT INVERTED _ 624982 7 MITSUBISHI <DGTL LOGIC) DESCRIPTION 91D 12559 D PIN CONFIGURATION (TOP VIEW) The M74ALS534P is a semiconductor intergrated circuit
|
OCR Scan
|
PDF
|
M74ALS534P
150mil
16P2P
16-PIN
T-90-20
20P2V
20-PIN
300mil
00155L
|
ci la 7610
Abstract: No abstract text available
Text: c +e MITSUBISHI ALSTTLs . op,00° M 74A L S 620A -1P v ie N v t ^s ^ - 3 _ OCTAL BUS TRANSCEIVER W ITH 3-STATE OUTPUT INVERTED 6249827 MITSUBISHI CDGTL LOGIC) DESCRIPTION The M74ALS6Í20A-1P is a semiconductor integrated cir cuit consisting of eight bus transm itter/receiver circuits
|
OCR Scan
|
PDF
|
M74ALS6
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
ci la 7610
|
M74ALS09
Abstract: M74ALS74 dd127 M74ALS257 M74ALS05 m74als32 m74als561 m74als245 20P2V M74ALS04
Text: MITSUBISHI íDGTL L0GIC3- TI ]>ËÏ bSMTBE? 0 0 i a 4 3 c] 1 T • ■ MITSUBISHI ALSTTLs M74ALS175P ”6 2 4 9 8 2 / MITSUBISHI DGTL LOGIC 91D 1 2 43 9 D QUADRUPLE D-TYPE FLIP FLOP W ITH RESET DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M 74ALS175P is a sem iconductor integrated circuit
|
OCR Scan
|
PDF
|
M74ALS175P
74ALS175P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
M74ALS09
M74ALS74
dd127
M74ALS257
M74ALS05
m74als32
m74als561
m74als245
M74ALS04
|
ci la 7610
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M 7 4 A LS 6 5 1 P 7 -52-3/ OCTAL BUS TRANSCEIVER/REGISTER W ITH 3-STATE OUTPUT INVERTED 6249827 MITSUBISHI 91 D 12674 (DGTL LOGIC ) DESCRIPTION The M74ALS651P is a semiconductor integrated circuit consisting of eight bus transceiver/registers with 3-state
|
OCR Scan
|
PDF
|
M74ALS651P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
ci la 7610
|
74ALS640
Abstract: No abstract text available
Text: MITSUBISHI -CDGTL LOGIC} dT | ba^flS? D O i a k b B 4 M ITSUBISHI A L ST T Ls sc* -s s 5 " : . M 7 4 A LS6 4 7 P ,o.9B OCTAL BUS TR A N SC EIV ER /R EG IST ER WITH OPEN COLLECTOR OUTPUT NONINVERTED 6249827 MITSUBISHI CDGTL LOGTC) DESCRIPTION The M74ALS647P is a semiconductor integrated circuit
|
OCR Scan
|
PDF
|
M74ALS647P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
74ALS640
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs i # O C * “ M 7 4 A L S 6 Z 3 A - 1 P -7 ^ 5 2 - 3 / OCTAL BUS TRANSCEIVER W ITH 3-STATE OUTPUT NONINVERTED 6249827 MITSUBISHI CDGTL LOGIC) DESCRIPTION The M74ALS623A-1P is a semiconductor integrated circuit c o n s is tin g of eight bus transm itter/receiver
|
OCR Scan
|
PDF
|
M74ALS623A-1P
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M 7 4 A L S 1 0 0 2 À P a D eE| tk24=]aS7 0015712 > | MITSUBISHI IDGTL LOGIC} 11 QUADRUPLE 2-IN P U T PO SITIVE NOR BUFFER 7 ^ V 3 - /S DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M74ALS1002AP is a semiconductor integrated cir cuit consisting of four 2-input positive-logic NOR buffer
|
OCR Scan
|
PDF
|
M74ALS1002AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
LS1241
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs l y S2 49 8 2 7 MIT SU BI S HI i T i i • a <DGTL LOGIC « OID ü <i J \ 12737 p D OCTAL B U FFER /LIN E D R IV E R W IT H 3-STATE O UTPUT NONIN V E R TE D ) DESCRIPTION The M74ALS1241AP is a semiconductor integrated circuit consisting of two blocks of buffers with 3-state
|
OCR Scan
|
PDF
|
M74ALS1241AP
M74ALS241AP
--15mA)
150mil
16P2P
16-PIN
T-90-20
20P2V
20-PIN
LS1241
|
M74ALS1008AP
Abstract: M74ALS1008
Text: MITSUBISHI ALSTTLs _ M 7 4 A L S 1 P 0 8 A P MITSUBISHI {DGTL LOGIC} TI D E J ^24^027 DGlETaG 3 D QUADRUPLE 2-IN P U T POSITIVE AND BUFFER i / DESCRIPTION PIN CONFIGURATION TOP VIEW The M74ALS1008AP is a semiconductor integrated cir cuit consisting of four 2-input positive-logic AND buffer
|
OCR Scan
|
PDF
|
M74ALS1008AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
M74ALS1008
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI -CDGTL L O G I O TI DE | bSMTfla? 001E4b4 □ M IT SU B ISH I ALSTTLs M74ALS241AP 6249827 MITSUBISHI DGTL LOGIC 91D 12464 D O CTAL B U F F E R /L IN E D R IV E R W IT H 3 -ST A T E O U T PU T (N O N IN V E R T E D ) DESCR IPTIO N The M74ALS241AP is a semiconductor integrated circuit
|
OCR Scan
|
PDF
|
001E4b4
M74ALS241AP
M74ALS241AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs & M74ALS169BP T ' - v ’S '- J J - o SYNCHRONOUS PRESETTABLE UP/DOWN 4 -B IT BINARY COUNTER 6249827 MITSUBISHI DG TL LOGIC DESCRIPTION Th e M 74A L S 169 B P is a sem iconductor integrated circuit of a synchronous p resettable u p /d o w n
|
OCR Scan
|
PDF
|
M74ALS169BP
16P2P
16-PIN
150mil
T-90-20
20P2V
300mil
|
74als561
Abstract: No abstract text available
Text: MITSUBISHI íDGTL LOGIC} "DÌI bSMTñE? 00123ki7 5 TI W~ M IT S U B IS H I* !L. S T T L s M74ALS38AP 91D 12367 D 6249827 MITSUBISHI DGTL LOGIC QUADRUPLE 2 -IN P U T P O S ITIV E NAND BUFFER W IT H OPEN COLLECTOR OU TPUT T - - V 3 - / S DESCRIPTION PIN CONFIGURATION (TOP VIEW)
|
OCR Scan
|
PDF
|
00123ki7
M74ALS38AP
150mil
16P2P
16-PIN
T-90-20
20P2V
300mll
74als561
|
M74ALS38AP
Abstract: L-1146 L1146 mitsubishi buffer gate nand
Text: M IT S U B IS H I ALSTTLs M 74A LS 1003A P QUADRUPLE 2-IN P U T POSITIVE NAND BUFFER W ITH OPEN COLLECTOR O U T P U T 6249827 MITSUBISHI CDGTL LOGIC 91D 12714 DESCRIPTION D PIN CONFIGURATION TOP VIEW) The M74ALS1003AP is a semiconductor integrated cir
|
OCR Scan
|
PDF
|
M74ALS1003AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
M74ALS38AP
L-1146
L1146
mitsubishi buffer gate nand
|
|
|
M74ALS193P
Abstract: TF2N 154027
Text: MITSUBISHI I -CDGTL L O G I C ? =11 De | bEMTñE? □□12454 ñ T~ ^ MITSUBISHI ALSTTLs . M74ALS193P SYNCHRONOUS PRESETTABLE U P /D O W N 4 -B IT B IN A R Y COUNTER 6248827 MITSUBISHI ÍDGTL LOGIC DESCRIPTION The M74ALS193P is a semiconductor integrated circuit
|
OCR Scan
|
PDF
|
M74ALS193P
M74ALS193P
16P2P
16-PIN
150mil
T-90-20
20P2V
300mil
TF2N
154027
|
M74ALS1032AP
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M 74ALS1 0 3 2 AP M I T S U B I S H I - C D G T L L O G I C } T I D È I ” L ^ M ^ ñ S ? 1 2 7 5 fi QUADRUPLE 2-IN P U T POSITIVE OR BUFFER _ DESCRIPTION _ _ _ _ PIN CONFIGURATION TOP VIEW The M74ALS1032AP is a semiconductor integrated cir
|
OCR Scan
|
PDF
|
74ALS1
M74ALS1032AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
74ALS573AD
Abstract: 74ALS574AD
Text: M ITSUBISHI ALSTTLs r M 7 4 A L S 1 6 4 5 A P D e | bSMTfla? DDia77T 3 MITSUBISHI -CDGTL LOGIC} OCTAL BUS TR A N SC EIVER W IT H 3-STATE O U TPUT N O N IN VERTED - 7 “' » DESCRIPTION The M74ALS1645AP is a semiconductor integrated cir cuit consisting of eight bus transmitter/receiver circuits
|
OCR Scan
|
PDF
|
DDia77T
M74ALS1645AP
M74ALS645AP
-15mA)
150mil
16P2P
16-PIN
T-90-20
20P2V
74ALS573AD
74ALS574AD
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M74ALS623AP MITSUBISHI O G T L LOGIC} bSMTflS? DOiabS? 2 OCTAL BUS TRANSCEIVER W ITH 3-STATE OUTPUT INONINVEBTED 7 ’" - 5 2 - 3 / DESCRIPTION The M74ALS623AP is a semiconductor integrated circuit consisting of eight bus transm itter/receiver circuits with
|
OCR Scan
|
PDF
|
M74ALS623AP
M74ALS623AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
74ALS643
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M 74A L S 643A P MITSUBISHI -CDGTL LOGIC} TI D E I bSMTÖE? 0012t,4b b OCTAL BUS TRANSCEIVER W ITH 3-STATE OUTPUT DESCRIPTION PIN CONFIGURATION TOP VIEW The M74ALS643AP is a semiconductor integrated circuit consisting of eight bus transm itter/receiver circuits with
|
OCR Scan
|
PDF
|
0012t
M74ALS643AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
74ALS643
|
Untitled
Abstract: No abstract text available
Text: MI TSU BI S HI ÍDGTL LOGIC} DËJ bEMTñeV □□12 33 1 3 TI MITSUBISHI ALSTTLs M74ALS03BP QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH OPEN COLLECTOR OUTPUT 6249827 MITSUBISHI DG TL LOGIC 91D 12331 _ DESCRIPTION
|
OCR Scan
|
PDF
|
M74ALS03BP
M74ALS03BP
16P2P
16-PIN
150mil
T-90-20
20P2V
300mil
|
74ALS245ADW
Abstract: No abstract text available
Text: MITSUBISHI ALSTTLs M 6249827 MITSUBISHI CDGTL LO GI C 7 4 A L S 6 2 1 A 9 1 D 12621 P D OCTAL BUS TRANSCEIVER W ITH OPEN COLLECTOR OUTPUT NONINVERTED) — DESCRIPTION The M74ALS621AP is a sem iconductor integrated c ir cu it consisting of eight bus transm itter/receiver circu its
|
OCR Scan
|
PDF
|
M74ALS621AP
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
74ALS245ADW
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI íDGTL LOGIcTtL ¿il ^54=1027 D015S31 0"T p -* • ■ MITSUBISHI ALSTTLs M 74A LS466A P 7 OCTAL BUFFER W ITH 3-STATE OUTPUT INVERTED 9 1D 12531 6249827 MITSUBISHI CDGTL LOGIC) DESCRIPTION The M74ALS466AP is a semiconductor integrated circuit
|
OCR Scan
|
PDF
|
M74ALS466AP
LS466A
--15mA)
16P2P
16-PIN
150mil
T-90-20
20P2V
20-PIN
300mil
|
Untitled
Abstract: No abstract text available
Text: T Ë | bEMTñE? G01B3S1 1 | MIT SUB ISHI ÍDGTL LOGIC} Il MITSUBISHI ALSTTLs & M 74A LS21A P T - Y3-/S DUAL 4 -IN P U T P O S IT IV E AND GATE 6249827 MITSUBISHI CDGTL 9 1D LOGIC DESCRIPTION 12351 PIN CONFIGURATION TOP VIEW) The M74ALS21AP is a semiconductor integrated circuit con
|
OCR Scan
|
PDF
|
G01B3S1
LS21A
M74ALS21AP
16P2P
16-PIN
150mil
T-90-20
20P2V
300mll
|
M74ALS27P
Abstract: No abstract text available
Text: MITSUBISHI de| -CDGTL LOGIC} bs m a a ? o d i ^ s s b W ~ MITSUBISHI ALSTTLs M74ALS27P 6249827 MITSUBISHI DGTL LOGIC 9 1D 12355 D TR IP LE 3 -IN P U T P O S IT IV E NOR GATE T ' Ÿ3 -/5 DESCRIPTION Th e M 7 4A L S 27P is a sem ic o n d u c to r in teg rated circu it
|
OCR Scan
|
PDF
|
M74ALS27P
150mil
16P2P
16-PIN
T-90-20
20P2V
300mil
M74ALS27P
|
