XC3S700A
Abstract: xc3s200aft256 XC3S400AFT256 XC3S50A L01P L02P FG320 UG331 L05P xc3s400a ftg256
Text: Spartan-3A FPGA Family: Data Sheet R DS529 July 10, 2007 Product Specification Module 1: Introduction and Ordering Information - DS529-1 v1.4.1 July 10, 2007 • • • • • • • Introduction Features Architectural and Configuration Overview General I/O Capabilities
|
Original
|
PDF
|
DS529
DS529-1
DS529-2
DS529-3
XC3S50A
XC3S200A
FT256
DS529-4
XC3S700A
xc3s200aft256
XC3S400AFT256
L01P
L02P
FG320
UG331
L05P
xc3s400a ftg256
|
MachXO sysIO Usage Guide
Abstract: LCMXO256C-4M100C LCMXO2280 lcmxo640c-3tn100i LCMXO640C-3FT256C LCMXO1200 LCMXO256 LCMXO2280E-4M132I LVCMOS15 LVCMOS25
Text: MachXO Family Data Sheet Version 02.3_4W February 2007 MachXO Family Data Sheet Introduction April 2006 Data Sheet • Flexible I/O Buffer Features • Programmable sysIO buffer supports wide range of interfaces: − LVCMOS 3.3/2.5/1.8/1.5/1.2 − LVTTL
|
Original
|
PDF
|
TN1086)
TN1087)
TN1097)
MachXO sysIO Usage Guide
LCMXO256C-4M100C
LCMXO2280
lcmxo640c-3tn100i
LCMXO640C-3FT256C
LCMXO1200
LCMXO256
LCMXO2280E-4M132I
LVCMOS15
LVCMOS25
|
Untitled
Abstract: No abstract text available
Text: Artix-7 FPGAs Data Sheet: DC and Switching Characteristics DS181 v1.6 April 17, 2013 Product Specification Introduction Artix -7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two VCCINT voltages, 0.9V
|
Original
|
PDF
|
DS181
|
Untitled
Abstract: No abstract text available
Text: Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics DS183 v1.18 November 26, 2013 Product Specification Introduction Virtex -7 T and XT FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance.
|
Original
|
PDF
|
DS183
|
lfxp2-40e
Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1004
TN1144
TN1220.
TN1143
lfxp2-40e
LVCMOS25
LD48
LFXP2-17E-5FTN256C
ispLEVER project Navigator route place
LFXP2-5E-5QN
IPUG35
LFXP2-8E
|
SPARTAN-3 XC3S400 PQ208
Abstract: SPARTAN-3 XC3S400 pq208 architecture SPARTAN-3 XC3S400 tq144 SPARTAN-3 XC3S400 Spartan-3 FPGA Family XC3S4000-FG676 SPARTAN-3 XC3S400 pin SPARTAN-3 XC3S400 architecture XC3S4000FG676 XILINX SPARTAN VQG100
Text: 06 Spartan-3 FPGA Family: Introduction and Ordering Information R DS099-1 v1.4 January 17, 2005 Preliminary Product Specification Introduction - The Spartan -3 family of Field-Programmable Gate Arrays is specifically designed to meet the needs of high volume,
|
Original
|
PDF
|
DS099-1
XC3S50CP132,
XC3S2000FG456,
XC3S4000FG676
DS099-1,
DS099-2,
DS099-3,
DS099-4,
DS313,
DS314-1,
SPARTAN-3 XC3S400 PQ208
SPARTAN-3 XC3S400 pq208 architecture
SPARTAN-3 XC3S400 tq144
SPARTAN-3 XC3S400
Spartan-3 FPGA Family
XC3S4000-FG676
SPARTAN-3 XC3S400 pin
SPARTAN-3 XC3S400 architecture
XILINX SPARTAN VQG100
|
XQ5VLX110
Abstract: XQ5VLX330T SX95T DS714 XQ5VFX130T ROCKETIO VIRTEX-5 LX110 UG190 UG191 UG195
Text: 74 Virtex-5Q FPGA Data Sheet: DC and Switching Characteristics DS714 v2.0 December 17, 2009 Product Specification Virtex-5Q FPGA Electrical Characteristics Virtex -5Q FPGAs are available in -2 and -1 speed grades, with -2 having the highest performance. Virtex-5Q FPGA
|
Original
|
PDF
|
DS714
DS174,
UG190,
UG191,
UG192,
UG193,
UG194,
UG195,
UG196,
XQ5VLX110
XQ5VLX330T
SX95T
DS714
XQ5VFX130T
ROCKETIO
VIRTEX-5 LX110
UG190
UG191
UG195
|
XCF00S
Abstract: automotive ecu automotive ecu circuit LVDSEXT-25 AEC-Q100 TS16949 VQG100 LVDSEXT25 BLVDS-25
Text: 06 Spartan-3 Automotive XA FPGA Family: Introduction and Ordering R DS314-1 v1.0 October 18, 2004 Advance Product Specification Introduction The Xilinx Automotive (XA) Spartan -3 family of Field-Programmable Gate Arrays is specifically designed to meet the
|
Original
|
PDF
|
DS314-1
AEC-Q100
DS099-1,
DS099-2,
DS099-3,
DS099-4,
XCF00S
automotive ecu
automotive ecu circuit
LVDSEXT-25
TS16949
VQG100
LVDSEXT25
BLVDS-25
|
XC3S700AN FGG484
Abstract: XC3S400AN-FGG400 XC3S700A FGG484 xc3s200an XC3S400AN FGG400 FGG676 SPARTAN 3an XC3S50A XC3S700AN-FG484 XC3S700AN
Text: Spartan-3AN FPGA Family Data Sheet R DS557 June 2, 2008 Module 1: Introduction and Ordering Information - DS557-1 v3.1 June 2, 2008 • • • • • • • • Introduction Features Architectural Overview Configuration Overview In-system Flash Memory Overview
|
Original
|
PDF
|
DS557
DS557-1
XC3S50AN.
XC3S700AN
FG484
XC3S1400AN
FGG676
DS557-4
XC3S700AN FGG484
XC3S400AN-FGG400
XC3S700A FGG484
xc3s200an
XC3S400AN
FGG400
SPARTAN 3an
XC3S50A XC3S700AN-FG484
|
UG366
Abstract: LX760
Text: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics DS152 v3.5 May 17, 2013 Product Specification Virtex-6 FPGA Electrical Characteristics Virtex -6 FPGAs are available in -3, -2, -1, and -1L speed grades, with -3 having the highest performance. Virtex-6 FPGA
|
Original
|
PDF
|
DS152
UG366
LX760
|
LCMXO2-1200HC-4TG100C
Abstract: LCMXO2-256HC-4TG100I LCMXO2-1200 tn1200 lcmxo2 LCMXO2-1200HC-4TG100 LCMXO2-2000 LCMXO2-7000 MachXO2-1200 LCMXO2-4000HC
Text: MachXO2 Family Handbook HB1010 Version 01.0, November 2010 MachXO2 Family Handbook Table of Contents November 2010 Section I. MachXO2 Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1010
LCMXO2-1200HC-4TG100C
LCMXO2-256HC-4TG100I
LCMXO2-1200
tn1200
lcmxo2
LCMXO2-1200HC-4TG100
LCMXO2-2000
LCMXO2-7000
MachXO2-1200
LCMXO2-4000HC
|
TPE11
Abstract: TPT20 CON6A v2 tpr4 pr48b PT13B condor E5 Condor LVCMOS15 LVCMOS25
Text: LatticeEC Standard Evaluation Board – Revision B User’s Guide April 2007 ebug10_01.4 Lattice Semiconductor LatticeEC Standard Evaluation Board – Revision B User’s Guide Introduction The LatticeEC Standard Evaluation Board provides a convenient platform to evaluate, test and debug user
|
Original
|
PDF
|
ebug10
120-pin)
32-bit
PVG5H503A01
TPE11
TPT20
CON6A
v2 tpr4
pr48b
PT13B
condor E5
Condor
LVCMOS15
LVCMOS25
|
LVCMOS25
Abstract: LVCMOS15 LVCMOS33 LVCMOS18 ECP2M date sheet of ninth class
Text: LatticeECP2/M sysIO Usage Guide June 2010 Technical Note TN1102 Introduction The LatticeECP2 and LatticeECP2M™ sysIO™ buffers give the designer the ability to easily interface with other devices using advanced system I/O standards. This technical note describes the sysIO standards available and
|
Original
|
PDF
|
TN1102
LVCMOS25
LVCMOS15
LVCMOS33
LVCMOS18
ECP2M
date sheet of ninth class
|
TN1178
Abstract: DDR3 DIMM footprint LVCMOS15 LVCMOS25 LVCMOS33 SSTL15D k2xsc
Text: LatticeECP3 High-Speed I/O Interface June 2010 Technical Note TN1180 Introduction LatticeECP3 devices support high-speed I/O interfaces, including Double Data Rate DDR and Single Data Rate (SDR) interfaces, using the logic built into the Programmable I/O (PIO). SDR applications capture data on one
|
Original
|
PDF
|
TN1180
TN1178
DDR3 DIMM footprint
LVCMOS15
LVCMOS25
LVCMOS33
SSTL15D
k2xsc
|
|
|
CODE VHDL TO LPC BUS INTERFACE
Abstract: FD1S3IX schematic symbols LCMXO256C TQFP100 simple vhdl project
Text: FPGA Schematic and HDL Design Tutorial Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124 503 268-8000 November 2008 Copyright Copyright 2008 Lattice Semiconductor Corporation. This document may not, in whole or part, be copied, photocopied,
|
Original
|
PDF
|
|
CON6A
Abstract: K4T51163QG-HCE60 pDS4102-DL2 LVCMOS33 LVCMOS15 LVCMOS25 PB50B TPE11 PL43A FPGA48
Text: LatticeEC Standard Evaluation Board – Revision A User’s Guide April 2007 EB07_02.4 Lattice Semiconductor LatticeEC Standard Evaluation Board – Revision A User’s Guide Introduction The LatticeEC Standard Evaluation Board provides a convenient platform to evaluate, test and debug user
|
Original
|
PDF
|
120-pin)
32-bit
PVG5H503A01
CON6A
K4T51163QG-HCE60
pDS4102-DL2
LVCMOS33
LVCMOS15
LVCMOS25
PB50B
TPE11
PL43A
FPGA48
|
LC4064ZE
Abstract: BSDL Files infineon LFXP6C-3FN256I "x-ray machine" K4H560838E LC4064 LC4256ZE LFXP10C-3F256I LFxP3C-3TN144C PCI x1 express PCB dimensions artwork
Text: LatticeXP Family Handbook HB1001 Version 03.4, September 2010 LatticeXP Family Handbook Table of Contents September 2010 Section I. LatticeXP Family Data Sheet Introduction Features . 1-1
|
Original
|
PDF
|
HB1001
TN1050
TN1049
TN1082
TN1074
LC4064ZE
BSDL Files infineon
LFXP6C-3FN256I
"x-ray machine"
K4H560838E
LC4064
LC4256ZE
LFXP10C-3F256I
LFxP3C-3TN144C
PCI x1 express PCB dimensions artwork
|
XCF00S
Abstract: spartan 3a FGG900 DS099 XCN07010
Text: ds313.fm Page 1 Friday, April 18, 2008 10:26 AM Spartan-3L Low Power FPGA Family R DS313 v1.2 April 18, 2008 Product Specification This product is undergoing discontinuance. Please refer to XCN07010, Product Discontinuation Notice, for more information on last-time purchases and replacement products.
|
Original
|
PDF
|
ds313
DS313
XCN07010,
SSTL18
XCF00S
spartan 3a
FGG900
DS099
XCN07010
|
xc3s500e fg320
Abstract: intel strataflash j3d SPARTAN 3E STARTER BOARD transistor tt 2222 pin configuration 500K variable resistor eeprom programmer schematic winbond AT45DB AT49 jtag cable Schematic XC3S500E spartan 3a
Text: Spartan-3E FPGA Family: Complete Data Sheet R DS312 April 18, 2008 Product Specification Module 1: Introduction and Ordering Information Module 3: DC and Switching Characteristics DS312-1 v3.7 April 18, 2008 DS312-3 (v3.7) April 18, 2008 • • • •
|
Original
|
PDF
|
DS312
DS312-1
DS312-3
DS312-2
XC3S500E
VQG100
DS312-4
xc3s500e fg320
intel strataflash j3d
SPARTAN 3E STARTER BOARD
transistor tt 2222
pin configuration 500K variable resistor
eeprom programmer schematic winbond
AT45DB
AT49 jtag cable Schematic
spartan 3a
|
Achronix Semiconductor
Abstract: No abstract text available
Text: I Speedster22i HD FPGA Family DS004 Rev. 2.6 – May 8, 2014 Preliminary Highlights • • • Advanced highest-density and highest‐bandwidth FPGA • Over 1.7 million effective look‐up‐tables • Abundant embedded hard IP for communica‐
|
Original
|
PDF
|
Speedster22i
DS004
Achronix Semiconductor
|
airbag control unit
Abstract: AEC-Q100 LVDSEXT-25
Text: 0<BL Blue> Spartan-3 Automotive XA FPGA Family: Introduction and Ordering R DS314-1 v1.2.3 January 25, 2008 Product Specification Summary The Xilinx Automotive (XA) Spartan -3 family of Field-Programmable Gate Arrays meets the needs of high-volume, cost-sensitive automotive electronic applications. The five-member family offers densities ranging from 50,000 to 1.5 million
|
Original
|
PDF
|
DS314-1
AEC-Q100
XA3S1500,
TQG144,
FGG676,
TQG144
PQG208.
XA3S1000
XA3S1500
DS099,
airbag control unit
AEC-Q100
LVDSEXT-25
|
syscon
Abstract: LFEC1E-3T100C ips works 6CW3
Text: LatticeECP/EC Family Data Sheet Version 01.3 LatticeECP/EC Family Data Sheet Introduction November 2004 Preliminary Data Sheet Features − − − − − − • Extensive Density and Package Options • 1.5K to 41K LUT4s • 65 to 576 I/Os • Density migration supported
|
Original
|
PDF
|
36x36
18x18
DDR400
200MHz)
TN1052)
TN1057)
TN1053)
syscon
LFEC1E-3T100C
ips works
6CW3
|
Untitled
Abstract: No abstract text available
Text: Spartan-3A DSP FPGA Family: Complete Data Sheet R DS610 April 2, 2007 Advance Product Specification Module 1: Introduction and Ordering Information • DS610-1 v1.0 April 2, 2007 • • • • • • • Introduction Features Architectural Overview Configuration Overview
|
Original
|
PDF
|
DS610
DS610-1
DS610-2
UG331:
XC3SD1800A
XC3SD3400A
FG676
DS610-4
|
UG480
Abstract: No abstract text available
Text: Artix-7 FPGAs Data Sheet: DC and Switching Characteristics Product Specification DS181 v1.6 April 17, 2013 Introduction Artix -7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two VCCINT voltages, 0.9V
|
Original
|
PDF
|
DS181
UG480
|