Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LOGICSTAR Search Results

    SF Impression Pixel

    LOGICSTAR Price and Stock

    Phoenix Contact 2909916 (ALTERNATE: PLC-LOGIC-STARTERKIT3)

    PLC, Logic Starter Kit, Logic Module (SAM 2), 8 Relay Output Terminal Blocks | Phoenix Contact 2909916
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    RS 2909916 (ALTERNATE: PLC-LOGIC-STARTERKIT3) Bulk 2 4 Weeks 1
    • 1 $248
    • 10 $248
    • 100 $248
    • 1000 $248
    • 10000 $248
    Buy Now

    Phoenix Contact 2909916

    Programmable Logic Controllers - PLCs PLCLOGIC-STARTERKIT3
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TTI 2909916 Each 1
    • 1 $230.83
    • 10 $230.83
    • 100 $230.83
    • 1000 $230.83
    • 10000 $230.83
    Buy Now

    Phoenix Contact PLC-LOGIC-STARTERKIT1

    PLC logic starter kit 1 consists of: plug-in basic logic module eight relay output terminal blocks with push-in connection (250 V AC/DC max. 6 A) micro-USB programming cable LOGIC+ software “PLC logic quick start guide” poster
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Master Electronics PLC-LOGIC-STARTERKIT1 2
    • 1 $261.52
    • 10 $244.06
    • 100 $244.06
    • 1000 $244.06
    • 10000 $244.06
    Buy Now

    Phoenix Contact PLC-LOGIC-STARTERKIT3

    PLC logic starter kit 3 - consisting of: plug-in stand-alone logic module (SAM 2) - eight relay output terminal blocks with Push-in connection (250 V AC/DC - max. 6 A) - and micro USB programming cable
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Master Electronics PLC-LOGIC-STARTERKIT3
    • 1 $260.5
    • 10 $242.36
    • 100 $242.36
    • 1000 $242.36
    • 10000 $242.36
    Buy Now

    LOGICSTAR Datasheets (34)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    SL2002 Logicstar Dual Channel NRZI Encoder / Decoder Scan PDF
    SL4000 Logicstar Starlan Interface Original PDF
    SL4000CC Logicstar Starlan Interface Original PDF
    SL4000CN Logicstar Starlan Interface Original PDF
    SL4000MC Logicstar Starlan Interface Original PDF
    SL4000MN Logicstar Starlan Interface Original PDF
    SL5001PDC Logicstar Parallel Printer Port Interface Scan PDF
    SL6001 Logicstar System Control & Memory Decode Original PDF
    SL6001PDC Logicstar PC / AT Compatible Chip-Set Original PDF
    SL6001PLC Logicstar System Control & Memory Decode Original PDF
    SL6001PLC Logicstar PC / AT Compatible Chip-Set Original PDF
    SL6002 Logicstar System Control & Memory Decode Original PDF
    SL6002PDC Logicstar PC / AT Compatible Chip-Set Original PDF
    SL6002PLC Logicstar PC / AT Compatible Chip-Set Original PDF
    SL6002PLC Logicstar System Control & Memory Decode Original PDF
    SL6003PDC Logicstar PC / AT Compatible Chip-Set Original PDF
    SL6003PLC Logicstar PC / AT Compatible Chip-Set Original PDF
    SL6004PDC Logicstar PC / AT Compatible Chip-Set Original PDF
    SL6004PLC Logicstar PC / AT Compatible Chip-Set Original PDF
    SL6005PDC Logicstar PC / AT Compatible Chip-Set Original PDF

    LOGICSTAR Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    SL9025

    Abstract: No abstract text available
    Text: ADDRESS CONTROLLER LOGICSTAR _SL9025 PRELIMINARY FEATURES • Supports 80386,80386 SX P9 , and 80286-based AT designs. • Address In to Address Out time is 15 ns. • 24 mA buffers. • Include SA & XA buffers. • Provides Refresh for 256K, 1M or 4Mbit DRAM chips.


    OCR Scan
    SL9025 80286-based 4160-B NCS8042 NCS287 SL9025 PDF

    nrzi to nrz circuit diagram

    Abstract: SL2002 Logicstar
    Text: SL2002*. DUAL CHANNEL NRZI ENCODER / DECODER J Ü É 3L1M IN A R Y FEATURES PIN CONFIGURATION • Two in d e p e n d e n t D ig ita l Phase Lock Loop c irc u its ■ Two in d ep e nd e nt Full D uplex channels ■ NRZI E n c o d e r/D e co d e r ■ D PLL runs o ff 16x clo ck


    OCR Scan
    SL2002* 16xCLK-OUT 16x-CLK 4160-B nrzi to nrz circuit diagram SL2002 Logicstar PDF

    Untitled

    Abstract: No abstract text available
    Text: STARLAN INTERFACE SL4000 PRELIMINARY PIN OUT FEATURES o INTERFACE FOR THE LAN CONTROLLERS XTAL1 8X CLKIN _ 1 XTAL2- 2 19 - PSEL RXDOUT- 3 18 - RXDtN TX D IN - 4 17 - TXDOUT 20 - VDD RTS - 5 o UP TO 4 MBITS PER SECOND DATA RATE


    OCR Scan
    SL4000 4160-B PDF

    CHIPset for 80286

    Abstract: SL6003 A1719 logicstar TL4A sl6005
    Text: ADDRESS & DATA BUS BUFFERS SL6003, SL6004, SL6005 17 PC/A T COMPATIBLE CHIP-SET W PRELIMINARY The SL6003 provides address latches and control buffers for the PC / AT system. Control signals from the SL6001 are buffered by the SL6003 and tri-stated for the expansion and the I/O buses. This


    OCR Scan
    SL6003, SL6004, SL6005 SL6003 SL6001 68-pin SL6004 CHIPset for 80286 A1719 logicstar TL4A sl6005 PDF

    74ls612

    Abstract: Memory Mapper 348D
    Text: MEMORY MAPPER FOR PC-AT ' SL6012 O t-A C PRELIM INARY 005146 C p\ ^U FEA T U R ES PIN O U T ^ Expands 4 Address Lines to 8 Address Lines RS 2 VDD 2 M A3 MA 2 R S3 R SI CSN M AI 3 4 Designed for PC / AT Paged Memory Mapping 3-State Map Outputs High Speed Low Power CMOS


    OCR Scan
    74LS612 SL6012 4160-B Memory Mapper 348D PDF

    i8042

    Abstract: CHIPset for 80286 80286 address decoder interfacing of memory devices with 80286 CS287 SL6001 SL6002 80287 logicstar
    Text: SYSTEM CONTROL & MEM ORY DECODE SL6001, SL6002 B _ P C /A T COMPATIBLE CHIP-SET PRELIMINARY The SL6001 is used to control the PC / AT system's control system timing, coprocessor interface and NMI detection while the SL6002 decodes RAM /ROM accesses, parity checking and I/O decode logic.


    OCR Scan
    SL6001, SL6002 SL6001 SL6002 SL6002. 4160-B i8042 CHIPset for 80286 80286 address decoder interfacing of memory devices with 80286 CS287 80287 logicstar PDF

    SA17

    Abstract: No abstract text available
    Text: GICSTAR PAGE M O D E MEMORY CONTROLLER SL9350 PRELIMINARY FEATURES • 16,2 0 ,2 5 M H z O ptions. • E nhanced fast page m od e design. • Program m able w ait state options. • S h ad ow Ram feature. • Supports 16 M b yte o f on board m em ory. • Can u se 256K x 1, 1 M eg x 1,and 256K x 4 D R A M s or a m ix.


    OCR Scan
    SL9350 4160-B SL9350 0121iO SA17 PDF

    80286 data bus MD

    Abstract: MD10 MD11 MD14 SD14 SD15 SS2222
    Text: D A T A CONTROLLER _ S L 90 20 PRELIMINARY FEATURES • Supports 80386,80386 SX P9 , or 80286-based AT designs. • Data In to Data Out time is 15 ns. • 24 mA output buffers. • Includes MD, SD & XD buffers. • 16 bit data path can be vised as Low or H igh buffer.


    OCR Scan
    SL9020 80286-based 4160-B 9453S 80286 data bus MD MD10 MD11 MD14 SD14 SD15 SS2222 PDF

    intel 80386 pin diagram

    Abstract: 80386-sx buffer intel 80286 pin diagram intel 80286 block diagram XA11 intel 80286 control data bus SL9025 Logicstar
    Text: ADDRESS CO NTRO LLER _ S L 9 0 2 5 PRELIMINARY FEATURES • Supports 80386,80386 SX P9 , and 80286-based AT designs. • Address In to Address Out time is 15 ns. • 24 mA buffers. • Include SA & XA buffers. • Provides Refresh for 256K, 1M or 4Mbit DRAM chips.


    OCR Scan
    SL9025 80286-based 4160-B NCS8042 NCS287 SL9025 9453i intel 80386 pin diagram 80386-sx buffer intel 80286 pin diagram intel 80286 block diagram XA11 intel 80286 control data bus Logicstar PDF

    Untitled

    Abstract: No abstract text available
    Text: DATA CONTROLLER _ SL9020 PRELIMINARY FEATURES • Supports 80386,80386 SX P9 , or 80286-based AT designs. • Data In to Data Out time is 15 ns. • 24 mA output buffers. • Includes MD, SD & XD buffers. • 16 bit data path can be used as Low or High buffer.


    OCR Scan
    SL9020 80286-based 4160-B 2222S 22222aooo NCASB02 NCASB13 PDF

    MV64460

    Abstract: Marvell MV64460 Marvell 64460 nec c277 IBM25PPC750G PPC750GX ppc750fx u39 c531 EPSON C172 MAIN Board Circuit Diagram samsung R519
    Text: ® PPC750GX and PPC750FX Evaluation Board User’s Manual SA14-2744-03 Preliminary March 26, 2004 Title Page ® Copyright International Business Machines Corporation 2002, 2004 All Rights Reserved Printed in the United States of America March 2004 The following are trademarks of International Business Machines Corporation in the United States, or other countries, or


    Original
    PPC750GX PPC750FX SA14-2744-03 PPC750GX PPC750FX MV64460 Marvell MV64460 Marvell 64460 nec c277 IBM25PPC750G u39 c531 EPSON C172 MAIN Board Circuit Diagram samsung R519 PDF

    paradise ppc1

    Abstract: SI5001 SL5001 PRINTER CONTROLLER PARADISE 3ATA dat07 ppc1 ppc1 paradise
    Text: P arallel P rin te r P o rt In terface _ c7 9 s ^> É8ÉIÈ50O1 V 005147 FEATURES P, ^ PIN OUT L _ J » TM Full IBM PC Parallel Port Compatible • Pin-to-Pin Compatible with Paradise System's PPC1. • High Speed low power CMOS technology 24 mA Sink & -12 mA Source current for


    OCR Scan
    SL5001 LS0012DS00 4160-B paradise ppc1 SI5001 PRINTER CONTROLLER PARADISE 3ATA dat07 ppc1 ppc1 paradise PDF

    6845 crt controller

    Abstract: 6845 hercules logicstar 6845 CRT controller
    Text: M ONOGRAPHICS CONTROLLER - * *S L 7001 oc 005148 FEATURES A> fi • Bit-Map Graphics 100% Compatible with HERCULES Monochrome High Resolution: 720 X 350 • Ideal For Low Cost Graphics and Schematic Entry 100% Compatible with IBM MONO-TEXT Adaptor • Implemented in High Speed,


    OCR Scan
    SL7001 4160-B SL7001 6845 crt controller 6845 hercules logicstar 6845 CRT controller PDF

    Untitled

    Abstract: No abstract text available
    Text: SL2002 * DUAL CHANNEL NRZI ENCODER / DECODER ^PRELIMINARY PIN CONFIGURATION FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ Two independent Digital Phase Lock Loop circuits Two independent Full Duplex channels NRZI Encoder/Decoder DPLL runs off 16x clock Crystal o rT T L clock inputs for DPLL


    OCR Scan
    SL2002 16xCLK-OUT 4160-B PDF

    manchester

    Abstract: rxc 50 NATIONAL DP8390 SL4000 LTAB
    Text: STARLAN INTERFACE SL4000 PRELIMINARY PIN O UT FEATURES - 1 XTAL2- 2 19 - PSEL RXDOUT- 3 18 - RXDIN TXD IN -CTS -CRS - 4 RTS 5 7 -16 -15 -14 - LPBK - 8 13 - CD2 XTAL1 8X CLKIN o INTERFACE FOR THE LAN CONTROLLERS o UP TO 4 MBITS PER SECOND DATA RATE


    OCR Scan
    SL4000 SL4000 -NT29K- 4160-B manchester rxc 50 NATIONAL DP8390 LTAB PDF

    intel 80286 pin diagram

    Abstract: intel 80286 intel i5 8284A clock generator intel 80286 block diagram CHIPset for 80286 SL6001 SL6002 SL600
    Text: PC / AT C O M PA TIBLE C H IP-SET SL600X SL6001/SL6002/SL6003/SL6004/SL6Q05 "^ T INARY \ DESCRIPTION FEATURES • 100% compatible with IBM TM PC AT • Pin-to-pin compatible with Chips & Technology’s chip-set Support 10 MHz with zero Wait State or 12 MHz with one Wait State


    OCR Scan
    SL600X SL6001/SL6002/SL6003/SL6004/SL6Q05 SL600X SL6001 SL6002 LS0011DS01 4160-B intel 80286 pin diagram intel 80286 intel i5 8284A clock generator intel 80286 block diagram CHIPset for 80286 SL600 PDF

    Untitled

    Abstract: No abstract text available
    Text: UNIVERSAL PC/AT CLOCK CHIP GICSTAR _SL9090 PRELIMINARY FEATURES • Generates all essential Clock Signals for P.C.'s. • Supports 8086/8088/80286/80386SX/80386-based designs. • Clock Options of 6 0 ,5 0 ,4 8 ,4 0 , or 32 MHz and others.


    OCR Scan
    SL9090 8086/8088/80286/80386SX/80386-based 4160-B PDF

    Untitled

    Abstract: No abstract text available
    Text: UNIVERSAL V IDEO CLOCK CHIP SL9091 GICSTAR PRELIMINARY FEATURES • Generates all essential Clock Signals for Video. • Ideal for all EGA, VGA applications. • Select code is IBM compatible. • Generates 16 different clock frequencies 14 to 55 MHz . • Requires only one Crystal and few RC components.


    OCR Scan
    SL9091 318MHz 651-279e, 4160-B PDF

    Untitled

    Abstract: No abstract text available
    Text: PAGE MODE MEMORY CONTROLLER _ SL9250 PRELIMINARY FEATURES • 16 or 20 MHz Options. • Enhanced fast page mode design. • Programmable wait state options. • Shadow Ram feature. • Supports 8 M byte of on board memory. • Can use 256K x 1 ,1 Meg x 1, and 256K x 4 DRAMs or a mix.


    OCR Scan
    SL9250 4160-B PDF

    74LS612

    Abstract: Memory Mapper
    Text: MEMORY MAPPER FOR PC-AT ' SL6012 PRELIMINARY O ^ ' 005146 FEATURES PIN OUT ^ • Expands 4 Address Lines to 8 Address Lines RS VDD 40 2 MA3 MA2 39 RS3 RSI 38 3 • D esign ed for PC / AT Paged Memory M apping • 3-State Map Outputs • H igh Speed Low Power CMOS


    OCR Scan
    SL6012 74LS612 SL6012 4160-B Memory Mapper PDF

    paradise ppc1

    Abstract: No abstract text available
    Text: Parallel Printer Port Interface ¿9j y '10 Ä 5001 ARY 0v -^ 005147 R, TM • Full IBM PC Parallel Port Compatible • Pin-to-Pin Compatible with Paradise System's PPC1. GND own • High Speed low power CMOS technology SL5001 ININ • 24 mA Sink & -12 mA Source current for


    OCR Scan
    SL5001 SL5001 PRINTER-25-PIN A30-31 LS0012DS00 4160-B paradise ppc1 PDF

    Untitled

    Abstract: No abstract text available
    Text: PC / AT COMPATIBLE CHIP-SET SL600X SL6001/SL6002/SL6003/SL6004/SL6D05 ,-„ —J. , . . IMINARY \ FEATURES DESCRIPTION 100% compatible with IBM TM PC AT Pin-to-pin compatible with Chips & Technology’s chip-set Support 10 MHz with zero Wait State


    OCR Scan
    SL600X SL6001/SL6002/SL6003/SL6004/SL6D05 SL6001 SL6002 SL600X LS0011DS01 4160-B PDF

    Untitled

    Abstract: No abstract text available
    Text: SYSTEM CONTROLLER SL9010 GICSTAR PRELIMINARY FEATURES • AT system control logic. • Supports 80386,80386 SX P9 , or 80286-based designs. • 1 6,20,25 MHz options. • Clock switching and reset logic. • Programmable wait states for Memory and I/O. • Programmable command delays for Memory.


    OCR Scan
    SL9010 80286-based 4160-B 0I061S PDF

    386SX

    Abstract: 80386-sx buffer SL9010 OPT387 SL901
    Text: SYSTEM CONTROLLER LQGICSTAR _ SL 901° PRELIMINARY FEATURES • AT system control logic. • Supports 80386,80386 SX P9 , or 80286-based designs. • 16,20,25 MHz options. • Clock switching and reset logic. • Programmable wait states for Memory and I/O.


    OCR Scan
    SL901Â 80286-based 4160-B SL9010 386SX 80386-sx buffer OPT387 SL901 PDF