LVC02A
Abstract: LCV02A
Text: IDT74LVC02A 3.3V CMOS QUADRUPLE 2-INPUT POSITIVE-NOR GATE EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS QUADRUPLE 2-INPUT POSITIVE-NOR GATE WITH 5 VOLT TOLERANT I/O DESCRIPTION FEATURES: – – – – – – – – – – IDT74LVC02A ADVANCE INFORMATION
|
Original
|
PDF
|
IDT74LVC02A
MIL-STD-883,
200pF,
74LVC02A
SO14-1)
O14-2)
SO14-3)
LVC02A
LCV02A
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS QUADRUPULE 2-INPUT POSITIVE-NOR GATE, 5 VOLT TOLERANT I/O IDT74LVC02A ADVANCE INFORMATION DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 - 1,27mm pitch SOIC, 0.65mm pitch SSOP and
|
OCR Scan
|
PDF
|
MIL-STD-883,
200pF,
LVC02A:
IDT74LVC02A
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS QUADRUPULE 2-INPUT POSITIVE-NOR GATE, 5 VOLT TOLERANT I/O IDT74LVC02A ADVANCE INFORMATION DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 - 1,27mm pitch SOIC, 0.65mm pitch SSOP and
|
OCR Scan
|
PDF
|
IDT74LVC02A
MIL-STD-883,
200pF,
LVC02A:
|
Untitled
Abstract: No abstract text available
Text: 3.3V CMOS QUADRUPLE 2-INPUT POSITIVE-NOR GATE WITH 5 VOLT TOLERANT I/O D E S C R IP TIO N FE A T U R E S : - 0.5 MICRON CMOS Technology - ESD > 2000V per MIL-STD-883, Method 3015; - IDT74LVC02A ADVANCE INFORMATION This quadruple 2-input positive-NOR gate is built using advanced dual
|
OCR Scan
|
PDF
|
MIL-STD-883,
200pF,
IDT74LVC02A
LCV02A
2975StenderWay
|