lc1d12008
Abstract: LC1D40008 lc1-d25008 LC1D12004 LC1-D1810 lp1d1210 telemecanique LC1-d18 LC2D0901 LA1-DN22 telemecanique contactor LC1D80
Text: Contactors d 3-pole contactors for motor control, 9 to 95 A Utilisation category AC-3 Control circuit : a.c. Dimensions, mounting : pages 1/44 to 1/48 References Standard power ratings of 3-phase motors 50/60 Hz in category AC-3 θ ≤ 55 °C 1 Rated operational
|
Original
|
LC1-D0900ii
LC1-D0910ii
LC1-D0901ii
LC1-D1200ii
LC1-D1210ii
LC1-D1201ii
LC1-D1800ii
LC1-D1810ii
LC1-D1801ii
LC1-D2500ii
lc1d12008
LC1D40008
lc1-d25008
LC1D12004
LC1-D1810
lp1d1210
telemecanique LC1-d18
LC2D0901
LA1-DN22
telemecanique contactor LC1D80
|
PDF
|
lc1-d09
Abstract: LC1 D32 wiring LC1 DT40 LC1 D18 P7 LC1DT60A LC1 D12 P7 LC1-D80 LC1-D12 LC1 D09 10 LC1 D95 BD
Text: TeSys contactors References TeSys D contactors for motor control up to 75 kW at 400 V, in category AC-3 810356 For connection by screw clamp terminals and lugs 3-pole contactors Standard power ratings of 3-phase motors 50-60 Hz in category AC-3 θ y 60 °C
|
Original
|
D09pp
D3553
D3555
D3557
D3559
D3561
D3563
lc1-d09
LC1 D32 wiring
LC1 DT40
LC1 D18 P7
LC1DT60A
LC1 D12 P7
LC1-D80
LC1-D12
LC1 D09 10
LC1 D95 BD
|
PDF
|
LC1 D093
Abstract: LC1 D253 LC1 D323 tesys d contactors LC1 D123 LC1DT60A LC1 D32 wiring LC1-D093 LC1-D323 LC1-D123
Text: TeSys contactors Characteristics TeSys D contactors Contactor type LC1 D09…D18 DT20 and DT25 D25…D38 DT32 and DT40 D40A…D65A DT60A and DT80A D80…D95 D115 and D150 Environment Rated insulation voltage Ui Rated impulse withstand voltage (Uimp) Conforming to IEC 60947-4-1,
|
Original
|
DT60A
DT80A
DC-13
24505-EN
LC1 D093
LC1 D253
LC1 D323
tesys d contactors
LC1 D123
LC1DT60A
LC1 D32 wiring
LC1-D093
LC1-D323
LC1-D123
|
PDF
|
LC1-D50A
Abstract: LC1D40A schneider LC1-D09 LC1-DWK12 LC1D65A LC1-D09 LAD4TBDL LC1-D18 LC1-D09 installation manual LC1-D12
Text: Motor control 1 TeSys range provide you more simplicity, compactness, openness and flexibility . so many evolutions and new items to aid your productivity. 2 Accurate and reliable control of motors 3 4 5 6 7 Increase your productivity, adopt our solutions which help to simplify
|
Original
|
LC1-F630,
F6304
LC1-F500
F5004
LC1-F400
F4004
LC1-D50A
LC1D40A
schneider LC1-D09
LC1-DWK12
LC1D65A
LC1-D09
LAD4TBDL
LC1-D18
LC1-D09 installation manual
LC1-D12
|
PDF
|
LRD schneider relay
Abstract: LRD-340 L schneider LRD 08 schneider LRD 365 LRD 15 Schneider NSX 400 F LRD 350 LA7 D09 overload schneider thermal overload relay lrd 32 LRD-365
Text: TeSys protection components Presentation, description 3-pole thermal overload relays TeSys D Presentation TeSys D thermal overload relays are designed to protect a.c. circuits and motors against: b overloads, b phase failure, b excessively long starting times,
|
Original
|
D3064
DP200
DE200
D35pp
D1020
M10x1
LRD schneider relay
LRD-340 L
schneider LRD 08
schneider LRD 365
LRD 15
Schneider NSX 400 F
LRD 350
LA7 D09 overload
schneider thermal overload relay lrd 32
LRD-365
|
PDF
|
LC1 D09 10
Abstract: LC1D40A tesys d contactors LC1 D12 P7 D65A LC1 D09 BD LC2-D12 LC1-D40A LC1 D38 LC2-D09
Text: TeSys contactors References 526172 TeSys D, 3-pole reversing contactors for motor control up to 75 kW at 400 V, in category AC-3 Horizontally mounted, pre-assembled 3-pole reversing contactors for connection by screw clamp terminals Pre-wired power connections.
|
Original
|
D12pp
kW/400
24503-EN
LC1 D09 10
LC1D40A
tesys d contactors
LC1 D12 P7
D65A
LC1 D09 BD
LC2-D12
LC1-D40A
LC1 D38
LC2-D09
|
PDF
|
Untitled
Abstract: No abstract text available
Text: O K I s e m ic o n d u c t o r MSM699210 HIGH PERFORMANCE DIGITAL SIGNAL PROCESSOR FAMILY 1. GENERAL OUTLINE The MSM699210 is a DSP with the same architecture as the MSM6992, but with doubled internal memory size and a reduced number of pins by shared use of the external program
|
OCR Scan
|
MSM699210
MSM699210
MSM6992,
MSM6992
16-bit
PROCESSOR-MSM699210
-F-106
|
PDF
|
Untitled
Abstract: No abstract text available
Text: O K I semiconductor MSM699210_ HIGH PERFORMANCE DIGITAL SIGNAL PROCESSOR FAMILY 1. G ENERAL OUTLINE The MSM699210 is a DSP in the same architecture as the MSM6992, but has doubled the interna! memory size and reduced the number of pins by shared use of the externa!
|
OCR Scan
|
MSM699210_
MSM699210
MSM6992,
MSM6992
16-bit
IV-F-105
MSM699210
|
PDF
|
Untitled
Abstract: No abstract text available
Text: O K I semiconductor MSM699210_ HIGH PERFORMANCE DIGITAL SIGNAL PROCESSOR FAMILY 1. GENERAL OUTLINE Th e M SM 699210 is a DSP sam e in a rch itectu re as th e M SM 6992, but has d o u bled th e in tern al m em o ry size and red uced th e n u m b er of pins by shared use o f th e external
|
OCR Scan
|
MSM699210_
16-bit
|
PDF
|
CB4CLED
Abstract: vhdl code for 2-bit BCD adder CB4CLE TTL 7400 CC16CLE cb4ce code D24E XC400XL CB2CE CB16CE
Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_VIRTEX to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)
|
Original
|
DECODE64)
NOR16)
ROM32X1)
XC2064,
XC3090,
XC4005,
XC5210,
XC--90
CB4CLED
vhdl code for 2-bit BCD adder
CB4CLE
TTL 7400
CC16CLE
cb4ce code
D24E
XC400XL
CB2CE
CB16CE
|
PDF
|
LC1-D0910
Abstract: LC1-D150 LC1-D6511 LC1-D5011 LC1-D18 LC1-D12 NFC 63-110 LC1D0910 LC1-D09 LC1D1201
Text: Contactors and protection relays Selection guide pages 1 '12 tu 1/43 References . uages 2/70 to 2''101 Dimensions pages 2/88 to 2*91 2/102 and 2/103 Schemes pages 2/92. 2'93 and 2 /’ 03 Type Contactors, types LC1-D and LP1-D Control circuit: a.c. or d.c.
|
OCR Scan
|
LC1-D09
LC1-D12
LC1-D18
LC1-D25
LP1-D09
LP1-D12
LP1-D18
LP1-D25
LC1-D40
LC1-D0910
LC1-D150
LC1-D6511
LC1-D5011
NFC 63-110
LC1D0910
LC1D1201
|
PDF
|
LC1 D12 wiring diagram
Abstract: vhdl code for 8 bit ODD parity generator 74139 Dual 2 to 4 line decoder TTL XOR2 tig ac inverter circuit cd4rle LC1 D12 P7 CB4CLED sr4cled CB16CE
Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_SPARTAN2 to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)
|
Original
|
DECODE64)
NOR16)
ROM32X1)
XC2064,
XC3090,
XC4005,
XC5210,
XC-DS501
X7706
XC5200
LC1 D12 wiring diagram
vhdl code for 8 bit ODD parity generator
74139 Dual 2 to 4 line decoder
TTL XOR2
tig ac inverter circuit
cd4rle
LC1 D12 P7
CB4CLED
sr4cled
CB16CE
|
PDF
|
UPD 552 C
Abstract: LC1 D12 P7 XC2000 XC3000 XC4000 XC5200 XC5202 XC5204 XC5206 XC5210
Text: XC5200 Field Programmable Gate Arrays June 1, 1996 Version 4.0 Preliminary Product Specification Features • Fully supported by XACTstep Development System - Includes complete support for XACT-Performance™, X-BLOX™, Unified Libraries, Relationally Placed
|
Original
|
XC5200
PQ100
VQ100
XC5202
XC5204
XC5206
XC5210
XC5215
TQ144
PG156
UPD 552 C
LC1 D12 P7
XC2000
XC3000
XC4000
XC5200
XC5202
XC5204
XC5206
XC5210
|
PDF
|
LC1 D12 P7
Abstract: XC2000 XC3000 XC4000 XC5200 XC5202 XC5204 XC5206 XC5210 XC5215
Text: XC5200 Field Programmable Gate Arrays August 6, 1996 Version 4.01 Preliminary Product Specification Features • Fully supported by XACTstep Development System - Includes complete support for XACT-Performance™, X-BLOX™, Unified Libraries, Relationally Placed
|
Original
|
XC5200
PQ100
VQ100
XC5202
XC5204
XC5206
XC5210
XC5215
TQ144
PG156
LC1 D12 P7
XC2000
XC3000
XC4000
XC5200
XC5202
XC5204
XC5206
XC5210
XC5215
|
PDF
|
|
|
1N4004 M4
Abstract: S20 k35 s10 K20 S20 K25 P155 P156 1N4148 HF88S05 P150 P151
Text: Command Mode SRAM HF88S05 Preliminary Product Specification Product Name KB Doc. No. HF88S05.doc Command Mode SRAM KB Product. No. HF88S05 – Table of Contents – 1. General Description 2. Features
|
Original
|
HF88S05
HF88S05
1N4148
1N4004 M4
S20 k35
s10 K20
S20 K25
P155
P156
1N4148
P150
P151
|
PDF
|
NS9360
Abstract: netarm 40 SOT-353 c15 Digi m10 BIT1502 arm926ejs bootstrap ARM926EJ-S BGA272 MAX811 spi master
Text: NS9360 Datasheet The Digi NS9360 is a single chip 0.13 m CMOS network-attached processor. The CPU is the ARM926EJ-S core with MMU, DSP extensions, Jazelle Java accelerator, and 8 kB of instruction cache and 4 kB of data cache in a Harvard architecture. The NS9360 runs up to 177 MHz, with a 88 MHz
|
Original
|
NS9360
ARM926EJ-S
32b-D,
32b-A
27-Channel
NS9360
netarm 40
SOT-353 c15
Digi m10
BIT1502
arm926ejs bootstrap
BGA272
MAX811
spi master
|
PDF
|
Untitled
Abstract: No abstract text available
Text: NS9775 Datasheet The NetSilicon NS9775 is a high-performance, 32-bit microprocessor for color network printers and multi-function devices. Integrating an ARM926EJ-S processor core with 10/100BaseT Ethernet, USB, IEEE 1284 interfaces, a 4-channel video interface with four inline JBIG decompressors LCD
|
Original
|
NS9775
32-bit
ARM926EJ-S
10/100BaseT
|
PDF
|
NS9750B
Abstract: HFP15 RMII PHY ARM926EJ-S SN74LVC1GU04 NS9750B-A1 NS9750 M25AD PCI AHB DMA ae1 tft
Text: NS9750B-A1 Datasheet The Digi NS9750B-A1 is a single chip 0.13 m CMOS network-attached processor. The CPU is the ARM926EJ-S core with MMU, DSP extensions, Jazelle Java accelerator, and 8 kB of instruction cache and 4 kB of data cache in a Harvard architecture. The NS9750B-A1 runs up to 200 MHz, with a 100
|
Original
|
NS9750B-A1
ARM926EJ-S
ARM926EJ-S
125MHz
NS9750B
HFP15
RMII PHY
SN74LVC1GU04
NS9750
M25AD
PCI AHB DMA
ae1 tft
|
PDF
|
RE8RB31BU
Abstract: LC1D40A RE8TA41BU A9F74 b40 B2 RECTIFIER 400V LC1DT60A LC1-D50A LC1D40008 XUX0ARCTT16T LR2K
Text: global specialist in energy management The architects of efficiency Singapore Mongolia Price List Catalogue 2013 Electrical Distribution, Automation & Control ! % 3% %3 3 '3 3 , 3 3% %3 ( +3 &-=33 &2/=
|
Original
|
197903476G)
MN-EC1113
SG-PL0413
RE8RB31BU
LC1D40A
RE8TA41BU
A9F74
b40 B2 RECTIFIER 400V
LC1DT60A
LC1-D50A
LC1D40008
XUX0ARCTT16T
LR2K
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XC5200 Series Field Programmable Gate Arrays R November 5, 1998 Version 5.2 7* Product Specification Features - • Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology - 256 to 1936 logic cells (3,000 to 23,000 “gates”)
|
Original
|
XC5200
dedicated24
PQ160
TQ176
PG191
HQ208
PQ208
PG223
BG225
HQ240
|
PDF
|
X9009
Abstract: r13-112 switch XC3000 XC4000 XC5200 XC5202 XC5204 XC5206 X-9009 XC5215
Text: XC5200 Series Field Programmable Gate Arrays R November 5, 1998 Version 5.2 7* Product Specification Features - • Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology - 256 to 1936 logic cells (3,000 to 23,000 “gates”)
|
Original
|
XC5200
PQ160
TQ176
PG191
HQ208
PQ208
PG223
BG225
HQ240
PQ240
X9009
r13-112 switch
XC3000
XC4000
XC5202
XC5204
XC5206
X-9009
XC5215
|
PDF
|
LC1 D18 wiring diagram
Abstract: 8165 input chip chart XC520 XC5200 Family XC5202 XC5204 XC5206 XC5210 XC5215 XC3000
Text: Product Obsolete or Under Obsolescence XC5200 Series Field Programmable Gate Arrays R November 5, 1998 Version 5.2 7* Product Specification Features - • Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology
|
Original
|
XC5200
PQ160
TQ176
PG191
HQ208
PQ208
PG223
BG225
HQ240
PQ240
LC1 D18 wiring diagram
8165 input chip chart
XC520
XC5200 Family
XC5202
XC5204
XC5206
XC5210
XC5215
XC3000
|
PDF
|
AS 108-120
Abstract: LC1 D12 10 K1882 nec d 882 p datasheet XAPP 138 data XC5200 XC3000 XC4000 XC5202 XC5204
Text: XC5200 Series Field Programmable Gate Arrays R November 5, 1998 Version 5.2 7* Product Specification Features - • Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology - 256 to 1936 logic cells (3,000 to 23,000 “gates”)
|
Original
|
XC5200
TQ176
PG191
HQ208
PQ208
PG223
BG225
HQ240
PQ240
XC5210-6PQ208C
AS 108-120
LC1 D12 10
K1882
nec d 882 p datasheet
XAPP 138 data
XC3000
XC4000
XC5202
XC5204
|
PDF
|
AS 108-120
Abstract: LC1 D12 10 LC1 D18 wiring diagram X4963 LC1 D12 P7 XC3000 XC4000 XC5200 XAPP 017 XC5204
Text: 1 1 XC5200 Series Field Programmable Gate Arrays December 10, 1997 Version 5.0 1 4* Features Product Specification • • Low-cost, process-optimized, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology
|
Original
|
XC5200
XC5202
XC5204
XC5206
XC5210
XC5215
PQ100
VQ100
TQ144
PG156
AS 108-120
LC1 D12 10
LC1 D18 wiring diagram
X4963
LC1 D12 P7
XC3000
XC4000
XAPP 017
XC5204
|
PDF
|