L7C185NC45
Abstract: No abstract text available
Text: LOGIC D E V I C E S lENC ILE D • SS bST DS QGO0S7b 1 L7C185 8K x 8 Static RAM Features -r-1/6-23-/2. Description □ 8K by 8 Static RAM with chip select The L7C185 is a high-performance, low-power CMOS static RAM. The powerdown, output enable storage circuitry is organized as 8,192
|
OCR Scan
|
L7C185
-r-1/6-23-/2.
L7C185
L7C185NC45
|
PDF
|
L7C185NC85
Abstract: l7c185uc85 L7C185NC45 ma 8630 IDT7164 L7C185PC20 L7C185PC25 L7C185PC45 L7C185PC85 L7C185NC35
Text: L7C185 8K x 8 Static RAM Features Description □ 8K by 8 Static RAM with chip select powerdown, output enable The L7C185 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O
|
OCR Scan
|
L7C185
IDT7164,
CY7C185/186
28-pin
L7C185
L7C185NC85
l7c185uc85
L7C185NC45
ma 8630
IDT7164
L7C185PC20
L7C185PC25
L7C185PC45
L7C185PC85
L7C185NC35
|
PDF
|
Untitled
Abstract: No abstract text available
Text: L7C185 8K x 8 Static RAM Features_ Description □ 8K by 8 Static RAM with chip select The L7C185 is a high-performance, low-power CMOS static RAM. The powerdown, output enable storage circuitry is organized as 8,192 □ Auto-Powerdown design
|
OCR Scan
|
L7C185
L7C185
|
PDF
|
l7c185uc85
Abstract: l7C185VC-85 L7C185nc
Text: LOGIC D E V I C E S lENC ILE D • SSbSTDS Features Description □ 8K by 8 Static RAM with chip select powerdown, output enable The L7C185 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data
|
OCR Scan
|
L7C185
T-1-16-23-12-
IDT7164,
CY7C185/186
28-pin
28-pinPlastic
l7c185uc85
l7C185VC-85
L7C185nc
|
PDF
|