Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    JK 7476 Search Results

    JK 7476 Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    AD7476SRTZ-REEL7 Analog Devices 12-BIT ADC IN SOT I.C. Visit Analog Devices Buy

    JK 7476 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    7476 J-K Flip-Flop

    Abstract: J-K Flip-Flop 7476 7476 J-K Flip-Flop Master-Slave edge master slave J-K Flip-Flop 7476 Flip-Flop 7476
    Text: Revised February 2000 DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock


    Original     		PDF DM7476 ////roarer/root/data13/imaging/BIT. 0804/08032000/FAIR/08022000/DM7476 29-JUL-00) DM7476N DM7476N DM7476CW 7476 J-K Flip-Flop J-K Flip-Flop 7476 7476 J-K Flip-Flop Master-Slave edge master slave J-K Flip-Flop 7476 Flip-Flop 7476

    7476 truth table

    Abstract: 7476 logic diagram 74LS76P 7476PC 74ls76
    Text: NATIONA L SEMICOND -CLOGIO 02E D | b S O U S E 76 GGbBVSO t, | 3 T-ŸL- 0 7 -0 7 CONNECTION DIAGRAM PINOUT A 54/7476 54H/74H76 54LS/74LS76 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks DESCRIPTION — The '76 and 'H76 are dual JK master/slave flip-flops with


    OCR Scan     		PDF 54H/74H76 54LS/74LS76 54/74H 54/74LS CLS76) 7476 truth table 7476 logic diagram 74LS76P 7476PC 74ls76

    IC 7476

    Abstract: 7476 truth table circuit diagram with IC 7476 7476 IC J-K Flip-Flop 7476 7476 logic diagram 7476 Connection diagram 7476 ttl 7476 J-K Flip-Flop logic ic 7476
    Text: FAIRCHILD TTL/SSI . 9N76/5476, 7476 D UA L JK M A STER /SLA VE F LIP -F LO P W ITH SEPARATE PRESETS, CLEARS A N D CLOCKS DESCRIPTION — The T TL/S SI 9N 76 /54 7 6 , 7476 is a Dual JK Master/Slave flip-flop with separate presets, separate clears and separate clocks.


    OCR Scan     		PDF 9N76/5476, 11N76/7476 400ft IC 7476 7476 truth table circuit diagram with IC 7476 7476 IC J-K Flip-Flop 7476 7476 logic diagram 7476 Connection diagram 7476 ttl 7476 J-K Flip-Flop logic ic 7476

    74LS76P

    Abstract: 74LS76D IC 7476 pinout logic ic 7476 flip-flop pin diagram and pin diagram of IC 7476 logic ic 7476 pin diagram 7476PC 74H76 74LS76 pinout 74LS76 IC
    Text: 76 CO NNECTIO N DIAGRAM PINOUT A /54/7476 0 / / o / c^ ^S4H/74H76 Gf / ci 7 ^ 54LS/74LS76£ v / 6 / 6 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks DESCRIPTION — The ’76 and 'H76 are dual JK m aster/slave flip -flo p s with separate Direct Set, D irect Clear and Clock Pulse inputs fo r each flip-flop.


    OCR Scan     		PDF S4H/74H76 54LS/74LS76£ 54/74H 54/74LS CLS76) 74LS76P 74LS76D IC 7476 pinout logic ic 7476 flip-flop pin diagram and pin diagram of IC 7476 logic ic 7476 pin diagram 7476PC 74H76 74LS76 pinout 74LS76 IC

    74ls76 jk flip-flop logic symbol and truth table

    Abstract: 7476PC 7476 PIN DIAGRAM 7476 truth table 74LS76PC 74LS76 dual flip-flop pin diagram of 7476 74LS76D 74LS76DC Jk 74ls76 pin out
    Text: 76 CONNECTIO N DIAGRAM PINOUT A ^54/7476 OZZô/b> ^54H /74H 76 G f / c t l l/54LS/74LS76 DUAL JK FLIP-FLOP With Separate Sets, Clears and Clocks c p i [T DESCRIPTION — The ’76 and 'H76 are dual JK m aster/slave flip -flo p s with separate Direct Set, D irect Clear and Clock Pulse inputs fo r each flip -flop .


    OCR Scan     		PDF 54H/74H76 l/54LS/74LS76 54/74H 54/74LS CLS76) 74ls76 jk flip-flop logic symbol and truth table 7476PC 7476 PIN DIAGRAM 7476 truth table 74LS76PC 74LS76 dual flip-flop pin diagram of 7476 74LS76D 74LS76DC Jk 74ls76 pin out

    7476N

    Abstract: tir 101a 6476N FJJ191 FJJ191A FJJ196 16-mA TTL 7476N TO74 package
    Text: T.T.L. D U A L M A ST E R -SLA V E JK FLIP-FLOPS W IT H PRESET A N D CLEAR F J II9 I Ell 101A C| 11QA Correspond to 74 Series types 7476N, 6476N ^ TENTATIVE DATA T h ese d evices a r e tr a n s is to r - tr a n s is to r logic dual JK m a s te r-s la v e flip flops, w ith p r e s e t and c le a r inputs, in the F J s e r ie s of in te g rate d c irc u its .


    OCR Scan     		PDF 7476N, 6476N FJJ191 FJJ196corresponds 6476N. 16-lead FJJ191A 7476N tir 101a 6476N FJJ196 16-mA TTL 7476N TO74 package

    jk flip flop 7476

    Abstract: 7476 PIN DIAGRAM 7476 7476 ttl 7476 PIN DIAGRAM input and output TTL 74ls76 pin diagram of 7476 PIN CONFIGURATION 7476 7476 J-K Flip-Flop pin diagram of ttl 7476
    Text: Signetics 7476, LS76 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns jk flip flop 7476 7476 PIN DIAGRAM 7476 7476 ttl 7476 PIN DIAGRAM input and output TTL 74ls76 pin diagram of 7476 PIN CONFIGURATION 7476 7476 J-K Flip-Flop pin diagram of ttl 7476

    ci 7476

    Abstract: 7476 PIN DIAGRAM pin diagram of 7476 jk flip flop 7476 pin diagram of ttl 7476 7476 7476 PIN DIAGRAM input and output 7476 J-K Flip-Flop 7476 ttl LS 7476
    Text: Signetics 7476, LS76 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ris 500ns ci 7476 7476 PIN DIAGRAM pin diagram of 7476 jk flip flop 7476 pin diagram of ttl 7476 7476 7476 PIN DIAGRAM input and output 7476 J-K Flip-Flop 7476 ttl LS 7476

    PIN CONFIGURATION 7476

    Abstract: pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output 74LS76 J-K Flip-Flop 7476
    Text: 7476, LS76 Sjgnetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns PIN CONFIGURATION 7476 pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476

    pin diagram of 7476

    Abstract: 7476 FUNCTION TABLE 7476 J-K Flip-Flop PIN CONFIGURATION 7476 7476 PIN DIAGRAM 7476 Jk 74ls76 pin out 74LS76 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476
    Text: 7476, LS76 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with Individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns pin diagram of 7476 7476 FUNCTION TABLE 7476 J-K Flip-Flop PIN CONFIGURATION 7476 7476 PIN DIAGRAM 7476 Jk 74ls76 pin out 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476

    7476N

    Abstract: 15V-OV FJJ191 6476N FJJ121 FJJ131 FJJ191A FJJ196
    Text: T .T .L . D U A L M ASTER-SLAVE F J II 9 I JK FLIP-FLOPS W IT H PRESET E ll 1 0 1 A A N D CLEAR C| 11QA Correspond to 74 Series types 7476N, 647 6N ^ TENTATIVE DATA T h ese d evices a r e tr a n s is to r - tr a n s is to r logic dual JK m a s te r-s la v e flip flops, w ith p r e s e t and c le a r inputs, in the F J s e r ie s of in te g rate d c irc u its .


    OCR Scan     		PDF 7476N, 6476N FJJ191 FJJ196corresponds 6476N. 16-lead FJJ191A 7476N 15V-OV 6476N FJJ121 FJJ131 FJJ196

    pin diagram of 7476

    Abstract: 74LS76 PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration TTL 7476 7476 logic diagram
    Text: 7476, LS76 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-triggered. JK information is loaded into the master while the Clock is HIGH and


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns pin diagram of 7476 PIN CONFIGURATION 7476 7476 PIN DIAGRAM input and output Jk 74ls76 pin out 7476 FUNCTION TABLE 7476 J-K Flip-Flop 7476 pin configuration TTL 7476 7476 logic diagram

    7476 truth table

    Abstract: 74ls76 jk flip-flop logic symbol and truth table jk flip flop 7476 7476 PIN DIAGRAM 7476 PIN DIAGRAM input and output pin diagram of 7476 S5476F PIN CONFIGURATION 7476 7476 7476 pin configuration
    Text: 54/7476 54H/74H76 54LS/74LS76 DESCRIPTION The "76” is a D ual J K F lip -F lo p w ith in d iv id ­ ual J, K, C lock, S et and Reset inpu ts. Th e 7476 and 74H76 are p o sitive pulse trig g e re d flip -flo p s . JK in fo rm a tio n is loaded in to the m aster w h ile the C lock is H IG H and tra n s ­


    OCR Scan     		PDF 54H/74H76 54LS/74LS76 74H76 74LS76 7476 truth table 74ls76 jk flip-flop logic symbol and truth table jk flip flop 7476 7476 PIN DIAGRAM 7476 PIN DIAGRAM input and output pin diagram of 7476 S5476F PIN CONFIGURATION 7476 7476 7476 pin configuration

    CI 7473

    Abstract: counter with 7473 7490 Decade Counter 7476 up down counter 7476 counter ci 74192 decade counter 7492 74122 Retriggerable Monostable Multivibrator ci 7476 7490 counter
    Text: BIPOLAR DIGITAL ICs continued :lip-flops T 7472/5472 T 7473/5473 T 7474/5474 T 7476/5476 T 74107/54107 T 74121/54121 T 74122/54122 T 74123/54123 Jther functions T 7441 A/5441 A T 7442/5442 T 7443/5443 T 7444/5444 T 7475/5475 T 7481/5481 T 7483/5483 T 7484/5484


    OCR Scan     		PDF 16-bit Divide-by-12 CI 7473 counter with 7473 7490 Decade Counter 7476 up down counter 7476 counter ci 74192 decade counter 7492 74122 Retriggerable Monostable Multivibrator ci 7476 7490 counter

    7472 PIN DIAGRAM

    Abstract: 74574 74LS112 74LS74 7473 dual JK 7472 ttl TTL 7472 7472 ci CI 7473 pin diagram of ttl 7476
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL MASTER/SLAVE ui 3 Q </> “ UI 0 (9 D50 9000 D51 9001 D54 54/7470 13 2 A zz J So 0 g1 o° CP = Q. 1 H H (0 2 O O Q. EDGE-TRIGGERED ¡so J. So O « J. S d 0 —6 CP J . KC Äo Qo -n — J— K Q CD Vcc = Pin 14


    OCR Scan     		PDF 19-olâ 54H/74H71 54H/74H101 54H/74H72 54H/74H102 54H/74H73 54H/74H103 54S/74S113 54LS/74LS113 54H/74H76 7472 PIN DIAGRAM 74574 74LS112 74LS74 7473 dual JK 7472 ttl TTL 7472 7472 ci CI 7473 pin diagram of ttl 7476

    7472 PIN DIAGRAM

    Abstract: 74ls112 pin diagram 74LS112 TTL 74107 74LS74 7473 pin diagram 74h106 7476 CI 7473 Jk 7476
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL MASTER/SLAVE D59a 54H/74H78 13 A 4 — J. 9— 10 So « Q — 2 J U» CP o 1— CD 0—3 ¿ So Q CP 8_ K Ä Q Co —I I_ Vcc = Pin 14 GND = Pin 7 in Ü Q UJ EDGE-TRIGGERED 9 O (9 D58 54H/74H106 D59b 54H/74H108


    OCR Scan     		PDF 54H/74H78 54H/74H106 54S/74S112, 54LS/74LS112 54H/74H108 54S/74S113, 54LS/74LS113 54H/74H73 54H/74H103 54S/74S113 7472 PIN DIAGRAM 74ls112 pin diagram 74LS112 TTL 74107 74LS74 7473 pin diagram 74h106 7476 CI 7473 Jk 7476

    TTL 74ls74

    Abstract: 74ls74 CI 7473 TTL 7474 7476 JK ttl 7474 14 PIN Jk 7476 7474 PIN DIAGRAM pin diagram 7474 7474 16 PIN
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 5 ui 9 D UJ -=pi (3 J Q 2 — J SD 0 CP Z o (3 4 K Ä Co “LT in > </> O a 3 -0 K Co ° I- 3 a. I- 3 O 4-0 Co ? 15 D61 54/7474, 54H/74H74,


    OCR Scan     		PDF 54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54H/74H73 54H/74H103 54S/74S113 54LS/74LS113 TTL 74ls74 74ls74 CI 7473 TTL 7474 7476 JK ttl 7474 14 PIN Jk 7476 7474 PIN DIAGRAM pin diagram 7474 7474 16 PIN

    logic ic 7476 pin diagram

    Abstract: logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch
    Text: IO PO 10 ro o CO 00 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch - o to Item 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 5477 54/7475 93L14 9314


    OCR Scan     		PDF 54LS/74LS77 54LS/74LS75 54LS/74LS197 93L14 54LS/74LS196 54LS/74LS279 54H/74H73, 54LS/74LS73 54LS/74LS107 logic ic 7476 pin diagram logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch

    74LS324

    Abstract: 7400 TTL 74LS327 7402, 7404, 7408, 7432, 7400 80C96 74251 multiplexer 74C923 equivalent Flip-Flop 7473 74LS324 equivalent 74C08 equivalent
    Text: N T E ELECTRONICS INC 17E H ^3125=1 G0G513S Q B - o S V. ! - TRANSISTOR-TRANSISTOR LOGIC INCLUDES SERIES 74C CMOS NTE TYPE NO. •DESCRIPTION . 7214 7400 74C00 74H00 74LS00 74S00 3-State Sel/Mlpx Quad 2-Input Pos Quad 2-Input Pos Quad 2-Input Pos Quad 2-Input Pos


    OCR Scan     		PDF G0G513S 74C00 74H00 74LS00 74S00 74H01 74LS01 74C02 74LS02 74S02 74LS324 7400 TTL 74LS327 7402, 7404, 7408, 7432, 7400 80C96 74251 multiplexer 74C923 equivalent Flip-Flop 7473 74LS324 equivalent 74C08 equivalent

    CI 7474

    Abstract: CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 ui 9 D UJ 5 -=pi (3 J Q 2 — J SD 0 CP Z o (3 11 4 K Ä 0 Co “LT in > _6 12 CP 3 -0 14 K Co ° 7 o-i- CP 13 —c K Cd °


    OCR Scan     		PDF 54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54LS/74LS279 93L14 54LS/74LS196 54LS/74LS197 CI 7474 CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107

    FCJ101

    Abstract: FCL101 integrated circuits equivalents list 7400N 7402N 7420N FJH101 FJH111 FJH121 FJH131
    Text: INTEGRATED CIRCUITS EQUIVALENTS LIST C O M M E R C IA L VERSIONS M ullard equivalent Type No. TTL range DTL range - RC 206 - RC 210 RC 216 RC •RC ■RC ■RC ■RC ■RC RC RC RC RC ■RC RC 224 225 226 227 231 234 236 246 261 266 286 296 M ullard comparable


    OCR Scan     		PDF 7400N FJH131 FCL101 FJH231 7402N FJH221 FJH121 7420N FJH111 7430N FCJ101 integrated circuits equivalents list FJH101 FJH111 FJH121 FJH131

    N547A

    Abstract: No abstract text available
    Text: TYPES SN7476, SN74LS76A Q N547A 3N 5 4I S7 R A DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR REVISED DECEMBER 1983 • • I Package Options Include Standard Plastic N and C eram ic (J) 300-m il D ual-ln -Lin e P ackages and P lastic S m all O u tlin e (D) Packages.


    OCR Scan     		PDF SN7476, SN74LS76A N547A 300-m SN5476, SN54LS76A SN7476.

    FZK101

    Abstract: FZK105 upd101 SNF10 SN76131 TAA700 FZH111 FZJ101 MFC8010 MFC8001
    Text: HANDBOOK OF INTESBATEI CIRCUITS in EQUIVALENTS AND SUBSTITUTES A lthough every care is taken with the preparation of this book, the publishers will not be responsible for any errors that might occur. I.S.B.N. 0 900162 35 X 1974 by Bernard B. Babani First Published 1974


    OCR Scan     		PDF Grou19 CN127-128-638 ZN220-320. CN131-132-642. ZN221-321. CN133-134-644. ZN248-348. CN135-136-646 ZN222-322. CN121-122-682. FZK101 FZK105 upd101 SNF10 SN76131 TAA700 FZH111 FZJ101 MFC8010 MFC8001

    7404 dip

    Abstract: 7493 4 bit binary counter 4 nand dip 16 74122 Retriggerable Monostable Multivibrator Noise immunity of 7408 7476 counter CI 7405 Noise immunity of 7486 decade counter 7492 7492 binary counter
    Text: BIPOLAR DIGITAL ICs continued TYPE T T L - T 7 4 , T 54 series" z o 1Q. C TJ a. 5 B O- OC O I=3 O z < ÜJ ID < u < Q- C/3 LU O Gates T 7400/5400 Quad 2-input N A N D 10 40 10 D IP H,P T 7401/5401 Quad 2-input open-collector N A N D 10 40 10 D IP H,P T 7402/5402


    OCR Scan     		PDF P4/5484 16-bit Divide-by-12 7404 dip 7493 4 bit binary counter 4 nand dip 16 74122 Retriggerable Monostable Multivibrator Noise immunity of 7408 7476 counter CI 7405 Noise immunity of 7486 decade counter 7492 7492 binary counter