Untitled
Abstract: No abstract text available
Text: fax id: 6147 U Itra371 28V UltraLogic 3.3V 128-Macrocell ISR™ CPLD • High speed Features — fM a x = 1 2 5 M H z 1 2 8 m a c r o c e l l s in e i g h t l o g i e b l o e k s — t PD = 1 0 n s 3.3V In-System R e p ro g ra m m a b le ISR™ — t s = 5. 5 n s
|
OCR Scan
|
PDF
|
Itra371
128-Macrocell
|
Untitled
Abstract: No abstract text available
Text: • ■ J ^ m n r n n PRELIMINARY Ultra37256 UltraLogic 256-Macrocell ISR™ CPLD — tco = 4.5 ns Features • 256 macrocells in sixteen logic blocks • In-System Reprogram mable ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
OCR Scan
|
PDF
|
Ultra37256
256-Macrocell
IEEE1149
|
O16I
Abstract: 7256P 99L0
Text: PREUM INAm Ultra37256 UltraLogic 256-Macrocell ISR™ CPLD — tco = 4.5 ns Features Product-term clocking IEEE1149.1 JTAG boundary scan Programmable slew rate control on individual l/Os Low power option on individual logic block basis 5V and 3.3V I/O capability
|
OCR Scan
|
PDF
|
Ultra37256
256-Macrocell
IEEE1149
160-pin
208-pin
256-lead
O16I
7256P
99L0
|
Untitled
Abstract: No abstract text available
Text: PREUM INAm Ultra37128V UltraLogic 3.3V 128-Macrocell ISR™CLPD — tPD = 10 ns Features — ts = 5.5 ns • 128 macrocells in eight logic blocks • 3.3V In-System Reprogrammable™ ISR™ — tco = 6.5 ns — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
OCR Scan
|
PDF
|
Ultra37128V
128-Macrocell
IEEE1149
|
Untitled
Abstract: No abstract text available
Text: . „ n « Ultra37128V PRELIMINARY UltraLogic 3.3V 128-Macrocell ISR™CLPD — tPD = 10 ns Features — ts = 5.5 ns • 128 macrocells in eight logic blocks • 3.3V In-System Reprogrammable™ ISR™ — tco = 6.5 ns • • • • • • — JTAG-compliant on-board programming
|
OCR Scan
|
PDF
|
Ultra37128V
128-Macrocell
Ultra37128,
Itra37064/37064V,
Itra37192/37192V,
Ultra37256/37256Vi
|
ncl016
Abstract: No abstract text available
Text: •gg P R E L IM IN A R Y ^^^B88888888888888888888SSi^ Ultra37192V UltraLogic 3.3V 192-Macrocell ISR™ CPLD — tPD = 12 ns Features — ts = 7 n s • 192 macrocells in twelve logic blocks • IEEE standard 3.3V operation — tco = 6.5 ns Product-term clocking
|
OCR Scan
|
PDF
|
B88888888888888888888SSi^
Ultra37192V
192-Macrocell
IEEE1149
160-pin
ncl016
|
11J2
Abstract: No abstract text available
Text: . : f j .T-iT-r-r-PRELIMINARY Y Ultra37256V - H UltraLogic 3.3V 256-Macrocell ISR™ CPLD — tPD = 12 ns Features — ts = 7 ns • 256 macrocells in sixteen logic blocks — tc o = 6.5 ns • 3.3V In-System Reprogrammable™ ISR™
|
OCR Scan
|
PDF
|
Ultra37256V
256-Macrocell
IEEE1149
11J2
|
Untitled
Abstract: No abstract text available
Text: . _ n « PRELIMINARY Ultra37256V UltraLogic 3.3V 256-Macrocell ISR™ CPLD — tPD = 12 ns Features — ts = 7 ns • 256 macrocells in sixteen logic blocks • 3.3V In-System Reprogrammable™ ISR™ — tco = 6.5 ns • • • • • • — JTAG-compliant on-board programming
|
OCR Scan
|
PDF
|
Ultra37256V
256-Macrocell
160-pin
208-pin
256-lead
Ultra37256,
Itra37128/37128V,
Itra37192/37192V,
Itra37384/37384V,
Itra37512/37512V
|