ITR17
Abstract: ITR24 80X86 AD10 AD11 AD12 AD14 ITR28
Text: 29C94 MATRA MHS Multi-Channel HDLC Protocol Controller Description The MHS 29C94 is a multi channel data link protocol controller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support implementation of high speed data links based on either HDLC protocol or
|
Original
|
PDF
|
29C94
29C94
ITR17
ITR24
80X86
AD10
AD11
AD12
AD14
ITR28
|
ARM10E
Abstract: ARM1020E POWER COMMAND HM 1211 ARM10 CP14 CP15 ba05 regulator
Text: ARM1020E Revision: r1p6 Technical Reference Manual Copyright 2001, 2002 ARM Limited. All rights reserved. ARM DDI 0177D ARM1020E Technical Reference Manual Copyright © 2001, 2002 ARM Limited. All rights reserved. Release Information Change history
|
Original
|
PDF
|
ARM1020E
0177D
ARM10E
ARM1020E
POWER COMMAND HM 1211
ARM10
CP14
CP15
ba05 regulator
|
power transistor mrc 438
Abstract: POWER COMMAND HM 1211 STR F 6168 ARM10E ARM10 ARM1022E CP14 CP15 ETM10 simple ldr
Text: ARM1022E Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. ARM DDI 0237A ARM1022E™ Technical Reference Manual Copyright © 2001 ARM Limited. All rights reserved. Release Information Change history Date Issue Change 30 Nov, 2001
|
Original
|
PDF
|
ARM1022ETM
power transistor mrc 438
POWER COMMAND HM 1211
STR F 6168
ARM10E
ARM10
ARM1022E
CP14
CP15
ETM10
simple ldr
|
AD10
Abstract: AD11 AD12 AD14 AD17
Text: 29C948 MATRA MHS 8 Channel HDLC/V.120 Protocol Controller Introduction The 29C948 is an 8 channel data link protocol controller circuit. It multiplexes/demultiplexes up to 8 full duplex data channels to support implementation of high speed data links based on either HDLC protocol or clear
|
Original
|
PDF
|
29C948
29C948
AD10
AD11
AD12
AD14
AD17
|
ARM1020E
Abstract: ARM10E power generation POWER COMMAND HM 1211 arm10 POWER COMMAND HM 1211 CP14 CP15 ba05 regulator
Text: ARM1020E Revision: r1p7 Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. ARM DDI 0177E ARM1020E Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. Release Information Change history Date
|
Original
|
PDF
|
ARM1020E
0177E
ARM1020E
ARM10E
power generation POWER COMMAND HM 1211
arm10
POWER COMMAND HM 1211
CP14
CP15
ba05 regulator
|
DM 311 BG 40
Abstract: DM 311 BG 42 K/DM 311 BG 29 DM 311 BG 30
Text: Tem ic 29C94 MATRA MHS Multi-Channel HDLC Protocol Controller Description T he MHS 29C94 is a multi channel data link protocol controller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support im plem entation of high speed data links based on
|
OCR Scan
|
PDF
|
29C94
29C94
29C3XX
29C96,
DM 311 BG 40
DM 311 BG 42
K/DM 311 BG 29
DM 311 BG 30
|
qml-38535
Abstract: n17 smd JRC 4804 ADAPT29K
Text: AMD REVISIONS LTR DESCRIPTION OATE APPROVED rR-HO-PA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STANDARDIZED MILITARY DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE 18 19 20 22 23 24 25 26 5
|
OCR Scan
|
PDF
|
32-BIT
5962-E067-93
AM29000-20/BZC
AN29000-16/BZC
qml-38535
n17 smd
JRC 4804
ADAPT29K
|
ITR30
Abstract: 0804H
Text: Tem ic 29C94 MATRA MHS Multi-Channel HDLC Protocol Controller Description The MHS 29C94 is a multi channel data link protocol controller device. It multiplexes/demultiplexes up to 32 full duplex data channels to support implementation of high speed data links based on
|
OCR Scan
|
PDF
|
29C94
MHS29C94
29C3XX
29C96,
29C94
ITR30
0804H
|
ITR30
Abstract: 29C948 ITR24
Text: Tem ic 29C948 MATRA MHS 8 Channel HDLC/V. 120 Protocol Controller Introduction The 29C948 is an 8 channel data link protocol controller circuit. It multiplexes/demultiplexes up to 8 full duplex data channels to support implementation of high speed data links based on either HDLC protocol or clear
|
OCR Scan
|
PDF
|
29C948
29C948
ITR30
ITR24
|
