Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    INTERLAN Search Results

    INTERLAN Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: DAC1653Q/DAC1658Q Quad 16-bit DAC: 10 Gbps JESD204B interface: x2, x4 and x8 interpolating Advance data sheet Revision 2.3.1 1. GENERAL DESCRIPTION DAC1653Q and DAC1658Q are high-speed, high-performance 16-bit quad channel Digital-to-Analog Converters DACs .


    Original     		PDF DAC1653Q/DAC1658Q 16-bit JESD204B DAC1653Q DAC1658Q DAC165xQ. DAC165xQ DAC1653Q;

    Untitled

    Abstract: No abstract text available
    Text: ECMF04-4AMX12 Common mode filter with ESD protection for MIPI D-PHY and MDDI interface Datasheet - production data Features • Very large differential bandwidth > 6 GHz • High common mode attenuation: – -34 dB at 900 MHz – -20 dB between 800 MHz and 2.2 GHz


    Original     		PDF ECMF04-4AMX12 QFN-12L DocID17793

    SP8-G80

    Abstract: BT.1120 H.264 encoder ethernet uboot SD SP8LP-G30 storm-1
    Text: Storm-1 Stream Processors Parallel Processing. Made Simple. SP8-G80 Product Brief Target Applications SPI’s fully software programmable SP8-G80 device targets demanding signal processing, video, and imaging applications. Based on an efficient stream processing architecture, the


    Original     		PDF SP8-G80 SP8-G80 896-pin, PB-SP8-G80-001 BT.1120 H.264 encoder ethernet uboot SD SP8LP-G30 storm-1

    JESD204A

    Abstract: PH01 PH03 fpga based Numerically Controlled Oscillator
    Text: DAC1208D750 Dual 12-bit DAC; up to 750 Msps; 2x 4× or 8× interpolating with JESD204A interface Rev. 1 — 5 October 2010 Objective data sheet 1. General description The DAC1208D750 is a high-speed 12-bit dual channel Digital-to-Analog Converter DAC with selectable 2×, 4× or 8× interpolating filters optimized for multi-carrier WCDMA


    Original     		PDF DAC1208D750 12-bit JESD204A DAC1208D750 32-bit 16-bit PH01 PH03 fpga based Numerically Controlled Oscillator

    DAC1408D650

    Abstract: diode ph03 JESD204A PH01 PH03
    Text: DAC1408D650 Dual 14-bit DAC; up to 650 Msps; 2, 4 or 8 interpolating with JESD204A interface Rev. 4 — 26 November 2010 Product data sheet 1. General description The DAC1408D650 is a high-speed 14-bit dual channel Digital-to-Analog Converter DAC with selectable 2, 4 or 8 interpolating filters optimized for multi-carrier WCDMA


    Original     		PDF DAC1408D650 14-bit JESD204A DAC1408D650 32-bit 16-bit diode ph03 PH01 PH03

    EPF6016TC144-3

    Abstract: relay Re 04501 re 04501 relay USART 8251 lms algorithm using vhdl code C8251 NEC RELAY 10PIN 5V 8251 uart vhdl PDN9516 verilog code for Modified Booth algorithm
    Text: Newsletter for Altera Customers ◆ Second Quarter ◆ May 1998 Altera Unveils FLEX 10KE Devices Altera recently unveiled enhanced versions of FLEX ␣ 10K embedded programmable logic devices— FLEX 10KE devices. Fabricated on a 0.25-µm, five-layer-metal process with a 2.5-V core, FLEX 10KE


    Original     		PDF EPF10K100B EPF6016TC144-3 relay Re 04501 re 04501 relay USART 8251 lms algorithm using vhdl code C8251 NEC RELAY 10PIN 5V 8251 uart vhdl PDN9516 verilog code for Modified Booth algorithm

    PRBS altera verilog

    Abstract: mixed signal fpga datasheet papers ethernet mac verilog testbench altera ethernet packet generator SerialLite verification for pci express
    Text: DesignCon 2006 Functional Verification of 622-Mbps–6.375-Gbps Transceiver IP in an FPGA Ning Xue, Altera Corporation [nxue@altera.com] Ramanand Venkata, Arch Zaliznyak, Divya Vijayaraghavan, Steve Park, Chong Lee, Rakesh Patel (Altera Corporation) CP-TRNSCVR-1.0


    Original     		PDF 622-Mbps 375-Gbps PRBS altera verilog mixed signal fpga datasheet papers ethernet mac verilog testbench altera ethernet packet generator SerialLite verification for pci express

    Pccp5l

    Abstract: 18-Pin 7 segment LCD INTEL b58 468 ami bios 32 IC pin assignment 6845 crt controller 82559ER 2141 motherboard v1.3 microspace pcc AMI BIOS BEEP CODES live video pal synch
    Text: TECHNICAL USER'S MANUAL FOR: Slotcard PC/104 plus PCC-P5L PCC-PII Nordstrasse 11/F CH- 4542 Luterbach Tel.: +41 0 32 681 58 00 Fax: +41 (0)32 681 58 01 Email: support@digitallogic.com Homepage: http://www.digitallogic.com DIGITAL-LOGIC AG PCC-P5L / -PII manual V1.3


    Original     		PDF PC/104 Pccp5l 18-Pin 7 segment LCD INTEL b58 468 ami bios 32 IC pin assignment 6845 crt controller 82559ER 2141 motherboard v1.3 microspace pcc AMI BIOS BEEP CODES live video pal synch

    MSMP3SEV-400

    Abstract: MSMP5SEV schematic MSMP3SEN-400C MSMP5SEV-266 MSMP5SEV msmp3sev schematic diagram cga to vga converter DIGITAL GATE EMULATOR USING 8085 MSMP5 schematic hitachi j50
    Text: TECHNICAL USER'S MANUAL FOR: PC/104 plus SmartCore MSM-P5/P3 SEN / SEV MSM-P5/P3 XEN / XEV Nordstrasse 11/F CH- 4542 Luterbach Tel.: +41 0 32 681 58 00 Fax: +41 (0)32 681 58 01 Email: support@digitallogic.com Homepage: http://www.digitallogic.com DIGITAL-LOGIC AG


    Original     		PDF PC/104 Vers61 PC/104+ Int15dl MSMP3SEV-400 MSMP5SEV schematic MSMP3SEN-400C MSMP5SEV-266 MSMP5SEV msmp3sev schematic diagram cga to vga converter DIGITAL GATE EMULATOR USING 8085 MSMP5 schematic hitachi j50

    INVERTER BOARD Asus A6

    Abstract: CT69030 68 pin pcb SCSI connector AIC-7860 LCD Inverter Board asus SAA7111 LAN module V1.2 b20 asus pal 011 A SPEAKER OUTPUT IC pcchips
    Text: TECHNICAL USER'S MANUAL FOR: Slotcard PC/104 plus smartCore PCC-P5S / PCC-P3S Nordstrasse 11/F CH- 4542 Luterbach Tel.: +41 0 32 681 58 00 Fax: +41 (0)32 681 58 01 Email: support@digitallogic.com Homepage: http://www.digitallogic.com DIGITAL-LOGIC AG PCC-P5S/3S manual V1.2


    Original     		PDF PC/104 INVERTER BOARD Asus A6 CT69030 68 pin pcb SCSI connector AIC-7860 LCD Inverter Board asus SAA7111 LAN module V1.2 b20 asus pal 011 A SPEAKER OUTPUT IC pcchips

    Untitled

    Abstract: No abstract text available
    Text: DAC1653Q/DAC1658Q Quad 16-bit DAC: 10 Gbps JESD204B interface: up to 1.50 Gsps; x2, x4 and x8 interpolating Rev. 1.03 — 13 May 2013 Advance data sheet 1. General description The DAC1658Q and the DAC1653Q are high-speed high-performance 16-bit quad channel digital-to-analog converter DAC with high and low common-mode output. The


    Original     		PDF DAC1653Q/DAC1658Q 16-bit JESD204B DAC1658Q DAC1653Q DAC165xQ. DAC165xQ

    HVQFN-56

    Abstract: No abstract text available
    Text: DAC1628D1G25 Dual 16-bit DAC: JESD204B interface: up to 1.25 Gsps; x2, x4 and x8 interpolating Rev. 1.1 — 10 October 2011 Objective data sheet 1. General description The DAC1628D1G25 is a high-speed high-performance 16-bit dual channel digital-to-analog converter DAC . The device provides a sample rate up to 1.25 Gsps with


    Original     		PDF DAC1628D1G25 16-bit JESD204B DAC1628D1G25 HVQFN-56

    OMAP5430

    Abstract: OMAP5432 MIPI CSI-2 Parallel bridge Toshiba eMMC 4.40 emmc pcb layout toshiba eMMC DS MIPI DPI CAMERA PARALLEL RGB TO MIPI CSI-2 TWL6041 emmc toshiba
    Text: Version F EL I M Data Manual IN Multimedia Device Engineering Samples 2.0 AR OMAP5430 Public Version PR ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.


    Original     		PDF OMAP5430 SWPS052F OMAP5430 OMAP5432 MIPI CSI-2 Parallel bridge Toshiba eMMC 4.40 emmc pcb layout toshiba eMMC DS MIPI DPI CAMERA PARALLEL RGB TO MIPI CSI-2 TWL6041 emmc toshiba

    Xilinx Spartan6 Design Kit

    Abstract: vhdl code for spartan 6 AMBA AXI specifications Xilinx Virtex6 Design Kit AMBA AXI verilog code spdif input processor FIFO axi wrapper virtex5 vhdl code for dvi controller vhdl code for spartan 6 audio VESA Video Electronics Standards Association Local Bus
    Text: LogiCORE IP DisplayPort v3.1 DS802 April 24, 2012 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP DisplayPort™ interconnect protocol is designed for transmission and reception of serial-digital video for consumer and professional


    Original     		PDF DS802 Xilinx Spartan6 Design Kit vhdl code for spartan 6 AMBA AXI specifications Xilinx Virtex6 Design Kit AMBA AXI verilog code spdif input processor FIFO axi wrapper virtex5 vhdl code for dvi controller vhdl code for spartan 6 audio VESA Video Electronics Standards Association Local Bus

    DIN 74 - Bm5

    Abstract: sandisk eMMC SLIMbus sandisk emmc 4.5 dk 2482 h transistor sandisk eMMC 4.41 OMAP4470 lpddr2 pcb design MIPI CSI design guideline OMAP 4470
    Text: OMAP OMAP4470 Multimedia Device Engineering Sample ES1.0 Version A Data Manual Public Version PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not


    Original     		PDF OMAP4470 SWPS048A DIN 74 - Bm5 sandisk eMMC SLIMbus sandisk emmc 4.5 dk 2482 h transistor sandisk eMMC 4.41 OMAP4470 lpddr2 pcb design MIPI CSI design guideline OMAP 4470

    Untitled

    Abstract: No abstract text available
    Text: DAC1008D750 Dual 10-bit DAC; up to 750 Msps; 2, 4 or 8 interpolating with JESD204A interface Rev. 3 — 31 January 2012 Product data sheet 1. General description The DAC1008D750 is a high-speed 10-bit dual channel Digital-to-Analog Converter DAC with selectable 2, 4 or 8 interpolating filters optimized for multi-carrier WCDMA


    Original     		PDF DAC1008D750 10-bit JESD204A DAC1008D750 32-bit 16-bit

    DAC1408D650

    Abstract: 001aah021 CDMA system implementation
    Text: DAC1408D650 Dual 14-bit DAC; up to 650 Msps; 2, 4 or 8 interpolating with JESD204A interface Rev. 5 — 31 January 2012 Product data sheet 1. General description The DAC1408D650 is a high-speed 14-bit dual channel Digital-to-Analog Converter DAC with selectable 2, 4 or 8 interpolating filters optimized for multi-carrier WCDMA


    Original     		PDF DAC1408D650 14-bit JESD204A DAC1408D650 32-bit 16-bit 001aah021 CDMA system implementation

    JESD204A

    Abstract: LN23 PH01 PH03 InterLan
    Text: DAC1008D750 Dual 10-bit DAC; up to 750 Msps; 2x, 4× or 8× interpolating with JESD204A interface Rev. 2 — 5 January 2011 Product data sheet 1. General description The DAC1008D750 is a high-speed 10-bit dual channel Digital-to-Analog Converter DAC with selectable 2×, 4× or 8× interpolating filters optimized for multi-carrier WCDMA


    Original     		PDF DAC1008D750 10-bit JESD204A DAC1008D750 32-bit 16-bit LN23 PH01 PH03 InterLan

    bt.656 to RGB

    Abstract: MSM7654 628LJN-1471 Genlock CCIR601 MSM7654GA QFP64-P-1414-0 BT 656 PIN DIAGRAM 369T 944T
    Text: OKI Semiconductor MSM7654 FEDL7654-03 Issue Date: Jan. 8, 2004 NTSC/PAL Digital Video Encoder GENERAL DESCRIPTION The MSM7654, which is a digital video encoder supporting NTSC/PAL formats, converts digital image data to an analog video signal. The encoder can receive the digital image or RGB digital image signals conforming to ITU-R


    Original     		PDF MSM7654 FEDL7654-03 MSM7654, bt.656 to RGB MSM7654 628LJN-1471 Genlock CCIR601 MSM7654GA QFP64-P-1414-0 BT 656 PIN DIAGRAM 369T 944T

    Untitled

    Abstract: No abstract text available
    Text: DAC1628D1G25 Dual 16-bit DAC: JESD204B interface: up to 1.25 Gsps; x2, x4 and x8 interpolating Rev. 1 — 6 September 2011 Objective data sheet 1. General description The DAC1628D1G25 is a high-speed high-performance 16-bit dual channel digital-to-analog converter DAC . The device provides a sample rate up to 1.25 Gsps with


    Original     		PDF DAC1628D1G25 16-bit JESD204B DAC1628D1G25 JESD204

    8x8 DCT verilog code h.264

    Abstract: h.264 deblocking verilog code ptz decoder jpeg encoder vhdl code dct verilog code motion vector cost function bitrate storm-1 G220 Architectural innovation in processors video motion jpeg spi
    Text: White Paper Stream Processing: Enabling the new generation of easy-to-use, high-performance DSPs "By re-thinking the roles of the architecture, programming model and compiler tools, SPI has created a new class of DSPs that makes parallel processing practical."


    Original     		PDF

    XC6SLX150T-FGG676

    Abstract: xc6slx150t-fgg676-3 XC6SLX150T_FGG676 usb 2.0 implementation using verilog verilog code for uart apb video pattern generator "displayport receiver" xc6slx150t displayport 1.2 SPARTAN-6 GTP
    Text: Application Note: Spartan-6 FPGAs Implementing a DisplayPort Source Policy Maker Using a MicroBlaze Embedded Processor XAPP493 v1.0 July 21, 2010 Summary Author: Tom Strader and Matt Ouellette This application note describes the implementation of a DisplayPort Source Policy Maker


    Original     		PDF XAPP493 TB-6S-LX150-IMG) XC6SLX150T-FGG676-3 XC6SLX150T-FGG676 xc6slx150t-fgg676-3 XC6SLX150T_FGG676 usb 2.0 implementation using verilog verilog code for uart apb video pattern generator "displayport receiver" xc6slx150t displayport 1.2 SPARTAN-6 GTP

    Untitled

    Abstract: No abstract text available
    Text: ECMF04-4AMX12 Common mode filter with ESD protection for MIPI D-PHY and MDDI interface Features • Very large differential bandwidth > 6 GHz ■ High common mode attenuation: – -34 dB at 900 MHz – -20 dB between 800 MHz and 2.2 GHz ■ Very low PCB space consumption


    Original     		PDF ECMF04-4AMX12 QFN-12L

    rsm 2814

    Abstract: No abstract text available
    Text: 1.0 Product Description - The Bt8209 and Bt8210 Switched Multimegabit Data Service SMDS Control and Reassembly Formatters (SCARF) provide a single-access SMDS service ter­ mination for connectionless data, “datagram,” transfer according to Bellcore TRTSV-000772 and TR-TSV-000773. Customer Premise Equipment (CPE) and


    OCR Scan     		PDF Bt8209 Bt8210 TRTSV-000772 TR-TSV-000773. TR-TSV-000774 TR-TSV-000775 0x2000-0x3FFF) L8210 rsm 2814